From Simulation to Test Be Ready for PCIe Gen5 Design Challenge

TU Nash	2019.3.12
Application Engineer	



Outline

- PCIe Gen5 Testing Solution and Challenge
- Lab1: ADS Channel Simulator Overview
- Lab2: PCIE Gen5 Overview
 - CTLE
 - DFE
 - Channel Tolerance
 - Jitter
 - EYE
- Lab3: PCIe Gen5 Testbench
- Lab4: Repeater (Retimer/ Redriver) Usage
- Lab5: PCIe Gen5 Testbench with Retimer
- Summary





HSD Workshop

Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

Hot Keys – Schematic

Edit Commands

Following table lists the hot keys for the Edit menu options.

Menu Name	•		Default
Edit > Copy			Ctrl+C
Edit > Copy/Paste > Cop	by Using Refere	ence	C
Edit > Cut		÷	Ctrl+X
Edit > Delete			Del
Edit > End Command			Esc 👘
Edit > Mirror About X			Shift+X
Edit > Mirror About Y		κ.	Shift+Y
Edit > Move > Move Cor	nponent Text		F5
Edit > Move > Move Edg	le :	÷	
Edit > Move > Move Usi	ng Reference		M
Edit > Move > Move Wir	e Endpoint	10.00	Ctrl+Shift+M
Edit > Paste	2		Ctrl+V
Edit > Redo	1	*	CtrI+Y
Edit > Rotate			Ctrl+R
Edit > Undo			Ctrl+Z
		÷.	6

• Help > F1



Outline Summary Hot Key

View Commands

HSD Workshop

Following table lists the hot keys for the View menu options.

Menu Name			Def	ault	
View > Clear Highlighting	2	5	F8	2	
View > Command Quick Help	8		Shif	t+F1	
View > Grid Display			Ctrl	+G	
View > Origin Crosshair			Shif	t+O	
View > Pan View			Tab		
View > Pop Out Of Hierarchy			в		
View > Push Into Hierarchy			Shif	t+E	
View > Restore Last View			Ctrl	+L	
View > View All			F		
View > Zoom > Zoom Area					
View > Zoom > Zoom By Fact	or > Zoom In	x2	+		
View > Zoom > Zoom By Fact	or > Zoom Ou	it x2	-		
View > Zoom > Zoom To Sele	cted		Ζ		

Insert Commands

Following table lists the hot keys for the Insert menu options.

Menu Name			Default	
Insert > Change Entry Layer T	2	Ctrl+Shi	ft+C	
Insert > Component > Compo	- e - T	1		
Insert > Measure			Ctrl+M	
Insert > Shape > Polygon			Shift+P	
Insert > Shape > Rectangle		÷.	R	
Insert > Shape > Undo Vertex		e .	Backspa	асе
Insert > Text			Ctrl+T	
Insert > Wire	¥	•	Ctrl+W	÷

Window and Miscellaneous Cor

Following table lists the hot keys for the Window and Miscellaneous

Menu Name	Default
Window > Close	Ctrl+F4
Window > Layout	Ctrl+Shift+L
Window > Open Another Schematic Window	Ctrl+Shift+S
Help > Topics and Index	F1
Options > Snap Enabled	Ctrl+E
Select > Select All	Ctrl+A
Simulate > Simulate	F7



Lab 5

Hot Keys – Data Display

File Command

Following table lists the File m

Menu Name	Default
File > New	Ctrl+N
File > Open	Ctrl+O
File > Print	Ctrl+P
File > Save	Ctrl+S

Edit Commands

Following table lists the Edit menu cor

Menu Name	Default
Edit > Copy	Ctrl+C
Edit > Cut	Ctrl+X
Edit > Delete	Del
Edit > End Command	Esc
Edit > Paste	Ctrl+V
Edit > Redo	Ctrl+Y
Edit > Select All	Ctrl+A
Edit > Undo	Ctrl+Z

Hot

Key

View Commands

Following table lists the View menu command

Menu Name		Def	ault	
View > Grid Display	1.1	Ctrl+	G	
View > Restore Last View		Ctrl+	L	
View > View All		F		
View > Zoom > Zoom Area				
View > Zoom > Zoom In x2		+		
View > Zoom > Zoom Out x2				

Miscellaneous Commands

Following table lists the various other menu commands suc

Menu Name	Default	
Help > Topics and Index	0	F1
Marker > New		Ctrl+M
Options > Hide ADS Logo on	Alt+L	
Options > Snap Enabled	- 22	CtrI+E
Window > Close		Ctrl+F4
Window > New		Ctrl+Shift+D

• Help > F1





Lab 1

Lab 2

Lab 4

Lab 3

ADS Tips Forum (ADS小秘訣) www.keysight.com/find/ADS_tips

KEYSIGHT TECHNOLOGIES							Register	KEYSIGHT TECHNOLOGIES							Regist
首頁 Forums Blog	js Help My Links -				1 3	1 •	Q	首頁 Forums Blo	js Help My Links -					3)- Q
Advance Advance	≝ > Discussion Forums S小秘诀 (ADS Tips) 人員 子☆簡			追随	動作▼	0	¢-	Advance Advanc	≝ > Discussion Forums S小秘诀 (ADS Tips) 人員 - 子空間			追随	動	//////	① \$-
频别	所有内容 (15) 📄 文件 (0) 📃 討論區 (0) 🔽 問題 (15)	▶ 視訊 (0)					🔳	類別	所有内容 (60) 📄 文件 (2) 📮 討論區 (0) 🚺 問題 (58)	▶ 視訊 (0)					
Quick Links for All	依動作篩選:							Quick Links for All	依動作篩選: 「無」 ■ 依分享的内容篩選						
📔 EDU (自学教材)	輸入以按文字篩選依標記篩選依最近的活動	排序:最新在前▼						▶ EDU (自学教材)	輸入以按文字篩選依關於的活動	抛排序:最新在前▼					1 2 🔍
▶ 5G (5G 通信系统仿真)	標題	作者	最近的活動	檢視	d A	Q		▶ 5G (5G 通信系统仿真)	[編] [2] (m) [2]	作者	最近的活動	檢視	ø		Q
▶ Automotive Radar (汽车窗 达)	Note: The second secon	Jiarui Wu 🔤	2019年11月12日下午 07:36:58	529	0 0) 2	¢٠.	Automotive Radar (汽车雷达)	Power Integrity Workshop	Chih Yuan Tu 🚥	2019年12月16日 上午 07:20:05	1017	2	0	2 0-
 Power Electronics (电力电子) 	Keysight EDA 软件免费学习资源汇总-2019.11	Jiarui Wu 🔤	2019年11月7日下午 06:13:28	5368	2 2	2 0	¢٠	Power Electronics (电力电子)	☑ 2019 大学学术论文 (shared in Keysight EEsof Design Forum)	Jiarui Wu 🚥	2019年11月12日下午 07:36:58	529	0	0	2 🕸 -
 ■ ADS - 八」 ■ ADS - 电路设计与仿真 	新入职工程师必看视频 - ADS Basic (YOUKU)	XUYue 🔤	2019年10月14日 上午 12:44:51	1706	0 0	0 0	¢٠	 ADS - 入口 ADS - 电路设计与仿真 	EEsof Design Forum 2019 (Hsinchu and Shanghai)	Chih Yuan Tu 🚥	2019年10月30日下午 05:37:05	275	0	0	0 💠 -
ADS - SI PI EMI RFI	新入职工程师必看视频 - SystemVue Basic - Communication (YouTube)	Jiarui Wu 🔤	2019年10月1日下午 05:32:54	238	0 0) 0	¢٠	ADS - SI PI EMI RFI	[HSD] 2019OCT_FlexDCA&COM Workshop	Chih Yuan Tu 🔤	2019年10月14日下午 05:51:03	175	0	0	0 🕸 -
真 Device Modeling (半导体	✓ 新入职工程师必读课程 - 微波单片集成电路设计 (MMIC)	xindong 🔤	2019年9月17日下午 11:38:28	1671	0 () 0	٥-	ADS - 市局市成与电磁方 真 Device Modeling (半导体	Workshop] 2019Q4 RF Basic - Efficient Impedance Matching with ADS	SharonChen 🔤	2019年9月23日 上午 12:08:34	929	0	0	0 🕸 -
器件建模)	🞽 新入职工程师必读课程 - 射频匹配 (RF Matching)	XUYue 🔤	2019年9月17日下午 10:00:23	5922	0 0) 4	¢٠	器件建模) EEsof实作研讨会教材	FY17Q2 Workshop_ EMI辐射干扰(RE)仿真	zeyu.yi@keysight.com	2019年8月27日下午 04:21:20	663	0	0	0 🕸 -
(Workshop) MPro (三维电磁场仿真)	新入职工程师必看视频 - ADS Basic (YouTube)	SharonChen	2019年9月15日下午 11:37:13	319	0 (0 0	٥-	(Workshop) EMPro (三维电磁场仿真)	FY19Q2 Workshop: Optical Module SI/EMI Simulation	zeyu.yi@keysight.com	2019年8月25日 上午 12:03:24	579	0	0	4 🔯 -
RFIC and MMIC Design	🗙 新入职工程师必读课程 - 三维电磁仿真 (EMPro)	zeyu.yi@keysight.com	2019年9月9日 下午 08:28:01	2830	0 1	1 2	¢-	RFIC and MMIC Design	[Workshop] 2019Q4 Understanding PCB Effects in DC DC Converters	JasonChen 🔤	2019年8月23日下午 05:30:33	252	0	0	0 🕸 -
Systemivue (通信が知力 真) 法除課的ない	✓ 新入职工程师必读课程 - 通信系统 (SystemVue)	Jiarui Wu 🔤	2019年7月23日 上午 05:14:33	5244	2 1	1 1	¢-	 Systemvue (通信系統) 真) 注意会等目的 	ADS2019 SI/PI Seminar (西安、苏州、南京、深圳和 京)	ل Xiuguo 🚥	2019年8月9日 下午 07:05:50	915	0	0	1 🕸 -
LHAT2Synvien	新入职工程师必读課程 - IBIS AMI 建模 (SystemVue+ADS)	Jiarui Wu 🔤	2019年6月11日 上午 02:41:00	1918	0 () 0	¢-	/用/示/选4K口3	2017Q1_SSO Simulation with Power Aware IBIS Mode within ADS	el 🛛 Chih Yuan Tu 🔤	2019年7月29日下午 05:54:58	214	1	0	0 🕸 -
则作 2 提問	✓ 新入职工程师必读課程 - 半导体器件建模 (Device Modeling)	ShaoliLv 🔤	2019年6月10日 下午 05:56:42	1282	0 () 0	¢٠	動作 7 提問	2016Q1_Advanced SI Simulation Skills	Lin_Ming_Chih 🔤	2019年7月22日下午 11:07:55	2081	0	0	0 🕸 -
■ 啟動一個討論區 ▶ 上載檔案	新入职工程师必读课程 - 信号完整性 (Signal Integrity)	Chih Yuan Tu 🔤	2019年6月9日 下午 11:18:44	4904	0 2	2 0	¢٠	■ 啟動一個討論區	· 2019.6.11/13 深圳上海ADS电源完整性仿真与测量训练	zhangtao 🔤	2019年6月15日上午 12:15:19	1040	0	0	3 🕸 -
	SystemVue 通信实验教程(适用于高校)	Jiarui Wu 🔤	2019年2月1日下午 05:55:09	3584	0 1	0	¢٠	□ 工取10系	■ B 11 全新射频匹配流程_ADS2019Update1.0	XUYue 🔤	2019年5月5日 上午 06:22:38	958	0	0	0 🕸 -
▶ 建立視訊	2018 Train The Teacher 培训材料 (通信/SystemVue部分)	Jiarui Wu 🔤	2019年2月1日下午 05:55:05	1097	0 1	0	¢٠	▶ 建立視訊		-					2
			÷					x	s <u>s</u> s						

Hot Outlin Key

KEYSIGHT

HSD Workshop



Lab 4

Lab 3

是德科技EEsof微信公眾號



ID: EDA_Forum







Hot

Key

HSD Workshop

Lab 1

o 2

Lab 5

6

信號完整性微信公眾號

<

信号完整性

1、分享信号完整性(SI)、电源 完整性(PI)、电磁兼容性和微 波射频方面的知识/行业信息及动 2、不定期举办线下/上公益 态; 活动; 3、帮助大家更好的学习 和了解硬件、高速电路、微波射 频电路、EMC和高速PCB的设 计。 SIPIEMC

70篇原创文章,16位朋友关注

进入公众号

取消关注

...





Lab 5 Lab ' Lab 2 Lab : Lab 4





HSD Workshop

輕鬆談電路模擬 <u>https://ezsimulation.blogspot.com/</u>

輕鬆談電路模擬

2019年12月17日 星期二

減少去耦合電容的數量

PCB電源平面上常並聯很多顆去耦合電容,用來抑制電源分配網路的阻抗。這些去耦合電容最早可能是出現在IC設計公司提供的公板。系統廠會依據需求修改公板,但多不會、也不敢拿掉去耦電容。但每一顆電容都關係生產成本,研發能減少一顆電容,就能為公司減少一顆電容的成本。所以,減少PCB上去耦合電容是研發直接貢獻公司利潤的機會。

要減少去耦合電容的數量,先要找出沒有在工作的電容。以是德科技的ADS為例,ADS中的 PIPro可以抽取PCB電源平面的S參數。將電源平面的S參數連上去耦合電容,可以算出電源分配 網路的阻抗,也能看出每一顆電容有多少電流流過。沒有電流流過,或電流量極小的電容,都 是可以去除的目標電容。去掉這些電容,再次檢查電源分配網路的阻抗,如果還能確定符合IC 設計公司提供的限制線的要求,那就對了。

於 <u>12月 17, 2019</u> 沒有留言: MEEEEの 標籤: Power Integrity



KEYSIGHT

HSD Workshop

關於我自己



tonychen.tau

Tony Chen 目前任职于是德科技,为EDA软件业务处大中国区应用工程部经理。

檢視我的完整簡介

網誌存檔

2019 (48)

十二月 (11)
 減少去耦合電容的數量

跑完模擬以後,怎麼能知道模擬的結果準 不準呢?

實際案例:傳輸線模擬的結果與測試結果 不同

公司應該善待模擬工程師

Dear Tony, 我適合應用工程師的工作嗎?

做完模擬,要有模擬結果報告



PCIe Gen5 Testing Solution and Challenge





Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

. 9

Keysight PCIe Gen5 Application solution



Lab1 ADS Channel Simulator Overview





Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

×11

Channel Simulator Methodology



Comparison of Simulation Techniques

	Netlists & IBIS traditional flow	IBIS AMI flow: Bit-by-bit ("time- domain") mode	IBIS AMI flow: Statistical mode
Method	Computational expensive: Modified nodal analysis of Kirchoff's current laws	Bit-by-bit superposition of impulse responses	Statistical calculations based on impulse response
BER floor 1 minute	~10 ⁻³	~10 ⁻⁶	~10 ⁻¹⁸ or lower
Applicability &	NLTV analog & channel	LTI analog & channel* *SystemVue and ADS can handle NLTV	LTI analog & channel
Restrictions	NLTV Tx/Rx	mid-channel repeaters as specified in IBIS 6.0 NLTV Tx/Rx	LTI Tx/Rx





HSD Workshop



IBIS-AMI Introduction

• I/O Buffer Information Specification (IBIS)

• Algorithmic Model Interface (AMI)





 Lab 1
 Lab 2
 Lab 3
 Lab 4
 Lab 5

Two Kinds of AMI Model

Two Kinds of 1	Γx∕Rx Plus a	Model's Init_Returns_Impulse flag is:				
"Dual" or "Hy	brid" model	False ("Can't be modeled as LTI")	True ("LTI model via impulse response")			
Model's GetWave_ Exists flag is	False ("Model is pure LTI")	Empty model: not allowed	Typical case for Tx and simple Rx's (fixed Eq. and no CDR)			
	True ("NLTV model via waveform modification")	Typical case for Rx (Adaptive Eq., CDR)	Buyer beware: LTI approximation of NLTV device if used in stat mode			

Table 1. Two kinds of AMI model, plus a "hybrid"





HSD Workshop



Statistical Mode

		Tx model's Init_Return	s_Impulse flag is
		False ("Tx cannot be modeled nor approxi- mated as LTI")	True ("Tx can be modeled as LTI using AMI_Init()")
Rx model's Init_ Returns_ Impulse	False ("Rx cannot be modeled nor approximated as LTI")	Not recommended. ChanSim issues warning	Not recommended. ChanSim issues warning
flag is	True ("Rx can be modeled as LTI using AMI_Init()")	Not recommended. ChanSim issues warning.	"Case 1"

Table 2a. Channel Simulator set to statistical mode





HSD Workshop



Bit-By-Bit Mode

		Tx model's GetWave_E	xists flag is
		False ("Tx does not have AMI_ GetWave()")	True ("Tx has AMI_GetWave())
Rx model's GetWave_ Exists flag is	False ("Rx does not have AMI_GetWave()")	"Case 2"	"Case 5" (Practically never used)
	True ("Rx has AMI_GetWave()")	"Case 3" (Most com- mon case)	"Case 4"

Table 2b. Channel simulator set to bit-by-bit mode. (Note: In IBIS 5.0, there was a third flag ("Use_Init_Output") besides the present Init_Returns_Impulse and GetWave_Exists flags. However, this flag caused much confusion and so Use_Init_Output is deprecated in IBIS 5.1.)





HSD Workshop



AMI Simulation Flow



https://www.keysight.com/sg/en/assets/7018-03143/application-notes/5990-9111.pdf?success=true





HSD Workshop



Statistical (TX Init, RX Init)



Bit-by-bit (TX Init, RX GetWave)



Lab2 PCIe Gen5 Overview





Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

PCI Express 5.0 Channel Topology

RETIMER REQUIRED WHEN LOSS EXCEEDS -36 DB OR >1 CONNECTOR



CTLE (-5 to -15dB)



CTLE (-15dB)



KEYSIGHT TECHNOLOGIES

Outline

. 24

DFE (Decision Feed-back Equalizer)



DFE

- $d1 = \left(\frac{h1}{h0}\right) \le 0.8$
- $|d2, d3| \leq 20mV$

Note: h1: tap magnitude h0: cursor strength





 Lab 1
 Lab 2
 Lab 3
 Lab 4
 Lab 5

Channel Tolerance

- Estimated allowable loss: ~= -36 dB @ 16 GHz
- Root complex pkg loss allowance ~= -9 dB @ 16 GHz
- Add-in Card pkg loss allowance ~= -4 dB @ 16 GHz
- Total AIC loss budget estimate = ~9 dB @ 16 GHz
- PCIe 5.0 CEM Connector loss budget ~= 1.5 dB @ 16 GHz



Lab 5

27



000

0000

 \bigcirc

HSD Workshop

Root Complex Chip

Jitter

T _{TX-CH-URJ-32G}	Tx uncorrelated Rj	0.276	ps RMS
T _{TX-CH-UDJDD-32G}	Tx uncorrelated DjDD	1.875	ps PP
T _{TX-CH-UPW-RJ-32G}	Uncorrelated PW Rj	0.27	ps RMS
TTX-CH-UPW-DJ-32G	PW DDj	2.5	ps PP

								_
Label	Jitter Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	16.0 GT/s	32.0 GT/s	Units	
jit_hfrj_nui	Tx Rj (HF+LF) edge	0.000	1.422	1.105	0.394	0.222	ps	
T-TX UDJDD	Tx Dj (HF+LF) edge	100.000	30.000	12.000	6.250	3.125	ps	
TTX-CH-URJ	Tx Rj (LF) + Clk Rj <mark>edge</mark>	3.450	3.450	1.314	0.710	0.276	- ps	
TTX-CH-UDJDD	Tx Dj (LF) <u>edge</u>	20.000	20.000	7.000	3.750	1.875		
TTX-CH-UPW-RJ	Tx Rj (HF) PW	1.420	1.420	0.995	0.533	0.267	ps	
TTX-CH-UPW-DJ	Tx Dj (HF) <u>PW</u>	80.000	40.000	10.000	5.000	2.500	ps_	
							1/2	
Total Jitter	T-TX UTJ + Clk Rj		93.614	41.619	21.648	9.76 <u>7</u>	1/2	
							1/sqrt(2)	
Label	Jitter Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	16.0 GT/s	32.0 GT/s	onit	
Tx_Rj	Tx Rj (HF) edge			0.704	0.377	0.188	ps ps	
Tx_Dj	Tx Dj (HF) edge			5.000	2.500	1.250	ns	
Tx_DCD	_							
Rx_Rj	Tx Rj (LF) + Clk Rj <mark>edge</mark>			1.314	0.710	0.276	e ps	H
Rx_Dj	Tx Dj (LF) <u>edge</u>			7.000	3.750	1.875	4 ps	
Rx_DCD								
Rx_Noise								
Tx Total Jitter	Tx Dj + Tx Rj			14.90	7.80	3.90	ps	
Rx Total Jitter	Rx Dj + Rx Rj			25.49	13.73	5.76	ps	
Total Jitter	Tx + Rx			40.39	21.54	9.66	ps	
+ LTU_XT_T								
T_REFCLK_RMS	Total Jitter check (over-est)			41.62	21.65	9.77	ps	

• Deterministic **edge** jitter = (1/2) Deterministic **pulse width** jitter

• Random edge jitter = (1/sqrt(2)) Random pulse width jitter





Hot Key

HSD Workshop

Lab 1

Lab 2

Lab 3

Lab 4

Lab 5

Total RJ Verification

Label	Jitter Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	16.0 GT/s	32.0 GT/s	Units
Rj check 1	Tx Rj + Rx Rj			1.491	0.804	0.334	ps
Rj check 2	Tx Rj (HF+LF) + Clk Rj			1.491	0.804	0.334	ps
Rj check 3	Tx Rj (HF) + Tx Rj (LF) + Clk Rj			1.491	0.804	0.334	ps

Label	Jitter Parameter	Formula
Rj check 1	Tx Rj + Rx Rj	'=SQRT(Tx_Rj^2+Rx_Rj^2)
Rj check 2	Tx Rj (HF+LF) + Clk Rj	'=SQRT(jit_hfrj_nui^2+T_REFCLK_RMS^2)
Rj check 3	Tx Rj (HF) + Tx Rj (LF) + Clk Rj	'=SQRT(((TTX_CH_UPW_RJ/SQRT(2))^2)+TTX_CH_URJ^2)





HSD Workshop



EYE

- Eye Height $\leq 15mVPP$
- Eye Width at zero crossing ≤ 0.3 UI

5\PCIE5	wrk\data			~ č	2	2	
Nar	me	^					
x	PCle_Gen	5.xlsx					
	PCIE5.msl	c					
хa	snp_port_	names_w_pin_	numbers.	csv	. 0.841	13 .	
T	spectra.ra	w					
					2		
📄 PCIE	5.msk 🔀						
1	1 /*	This i	s the	first	polygon	index '	k /
2	4 /*	This i	s the	number	of vert	ices */	/
3	/* U	, v ∗/					
4	0.35	,0					
5	0.5,	0.0075					
6	0.65	,0					
7	0.5,	-0.0075					
<u>م</u>					-		
					2		





HSD Workshop

Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

Lab3 PCIe Gen5 Testbench





HSD Workshop

Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

ADS TX/RX Model



ADS TX/RX Model (TX PRBS)

Testl	bench_g5 dit Sele	5 [PCIE3_lib:Testbench_g5:schematic] * (Schematic) ect View Insert Options Tools Lavout	:2 Simulate Window Dyna	micLink DesignGuide Qu	Queue Manager Help	×
	2	🗎 🗟 🗡 🍠 🥙 🕂 🥘 🥰		🔪 🌧 🌊	L 🔀 🕅 🔚 🖤 🬵 🚖 🔤	
• -	• 🛺	Channel Simulation Tx:2		×	×	
a -	9	ads_simulation:Tx_Diff Instance Name				
		Tx_Diff2				
jį,		PRBS Encoder EQ Electrical Jitter	Display			
h all	librari	Bit rate	datarate	None 🔻		
ation	n-Channe	Vhigh	voltageSwing	None 🔻	Tx_Diff	
>		Vlow Rise/Fall time	-1*voltageSwing	None	Tx_Diff2 BitRate=datarate	
im	Options			India		
2	Prm Swp	Mode Maxin	nal Length LFSR \vee		Var, VAR	360
•		Register leng	jth	32	VAR2	
_	Diff Tx	la Se	ps ed	"10001110" "10101010"	CTLE=0 TX EQ	Var Eqn
	Diff Xtlk	Bit sequer	ice	"000000111		· ·
•		Rit Eile	Province		Var Eqn VAR	
	EZ.	Dithie	browse		datarate=32e9	
hy	Rx Cphy	Note: In statistical mode, there is no bit pattern.			UI=1/datarate RX EQ	Var Eqn
1	Rx AMI	and thus the bit pattern settings are ignored. Statistical mode is based on the stochastic			• • • • • • • • • • • • • • • • • • •	
:	÷	properties of a conceptually infinite, non-repeating bit pattern.			VAR VAR	· ·
41 -					Jitter TXRJ=0.188e-12	
ver	Rê Ti mêr RMI				TXDJ=1.25e-12	
{	IF Term				RXDJ=1.875e-12	
]		OK	Cancel	Help	-	
د بزار د	ck: Drag t	to pap the window		Ty Diff Ty Diff2	ads device drawing -0.875, 3,500 -2,625, 0,625	in





HSD Workshop



Lab 3

Lab 4

33

ADS TX/RX Model (TX Preset)

Testbench_g	j5 [PCIE3_lib:Testbench_g5:schematic] * (Schematic):2	- 🗆 X
File Edit Sel	ect View Insert Options Tools Layout Simulate Window DynamicLink DesignGuide Qu	ueue Manager Help
🗋 📁 🖥	। 🔄 🗞 🗡 🏸 🐏 🔍 🥺 🥺 🔶 🗮 🔧 🏂 🚖	, 🔀 🔀 🚆 📽 🌵 🎓 🚾
+ + 🛱	Channel Simulation Tx:2 ×	
a a	ads_simulation:Tx_Diff Instance Name	
arts	PRBS Encoder EQ Electrical Jitter Display	
earch all librari	Choose equalization method Specify FIR taps	Rx_Diff SnP Rx_Diff1
imulation-Channe	De-emphasis (dR)	
hannlSim Options	Pre Cursor	
Sweep Plan Prm Swp	PreCursor[1] = pre[int(Preset)+1] Name [New Entry]	VAR Preset
	Value	pre={0,0,0,0,0,-0,1,-0.125,-0.1,-0.125,-0.167} main={0.75,0.833,0.8,0.875,1,0.9,0.875,0.7,0.75,0.833}
Xtik Diff Xtik	Apply Remove	posi-{-u.zɔ,-u. io/,-u.z,-u. izɔ,u,u,-u.z,-u. izɔ,u}
Rx Diff Rx	Post Cursor	VAR CTIF
X Cphy Rx Cphy	PostCursor[0] = main[int(Preset)+1] Name PostCursor[1] = post[int(Preset)+1]	z2={-5.34e9,-4.76e09,-4.24e9,-3.78e9,-3.37e9,-3.00e9,-2.6
	[New Entry] Value	
	Apply Remove	· · · · · · · · · · · · · · · · · · ·
e Driver Re Timer		· · · · · · · · · · · · · · · · · · ·
	Tap Interval (UI) 1.0	
Eye EyeDiff	OK Apply Cancel Help	· · · · · · · · · · · · · · · · · · ·
ight-click: Drag	to pan the window. Tx_Diff Tx_Diff2	ads_device:drawing 5.125, -2.375 3.375, -5.250 in
e Sum	Hot Key HSD Workshop	Lab 1 Lab 2 Lab 3

KEYSIGHT TECHNOLOGIES

ADS TX/RX Model (TX Source Impedance)

KEYSIGHT

	nannei Simulai	ION IX:2						<u> </u>				
ads_s	mulation:Tx_Diff	Instance	Name									
Tx_D	ff2											
PR	S Encoder	EQ	Electrical	Jitter	Display							
					ar		_					
	oad				85	Or	nm 🔹					
											· · · *	
											۰.	
								1. A. 1.	-			
								**	$\Phi_{i} \to - h - h$	•		
								1.1		5		
										*		
											*	
	Evolude load							1				
		2										
							*0					
			1.00									
Hot Key	4			HSD W	orkshop		Lab 1	Lab 2	Lab 3	Lab 4	Lab 5	

ADS TX/RX Model (TX Jitter)

🐺 Test	bench_g	5 [PCIE3_lib:Testbench_o	g5:schematic] * (Sc	hematic):2								— C	x נ		
File Ec	dit Sele	ect View Insert O	ptions Tools L	ayout Simulate	Window	DynamicLink	DesignGuide	Queue Man	ager Help						
	7	🗎 b 🗡 💆	9 🥙 🕂	l 😔 🥺	୦• ± ₩		🌊 🛃	L 😹 🛛	ζ 📑 🐵 🌵	1					•
+ ·	• 🛺	Channel Simulatio	n Tx:2		•	-		×							
- a -	Q.	ads_simulation:Tx_Diff In	nstance Name												
Parts		Tx_Diff2		Titles Bit I									2045	·	
0	1	PRBS Encoder	EQ Electrical	Jitter Display				1				· · ·	-3605		
Search all	librari	DCD (UI)							VAR2				· ·		
er der	cl	Clock DCD (UI)							CTLE=0		• • TX •	EQ	Eqn Var		
simulation	n-Channe	PJ amplitude					None 🔻	} .					р		
ChannlSim	Options	PJ frequency					None 🔻						m		
Sweep	\$	Specify the jitter	r PDF:						VAR6				pr		8
	PrmSwp	O Random:	Sigma(UI) TXRJ/	IL					datarate=32	e9	· · • • •	EO			
Tv	Diff Ty	I DJRJ:	Sigma(UI) TXRJ/	UI Min(UI)	-1*TXDJ/UI	Max(UI)	TXDJ/UI		voltageSwin	g=0.8 · · · ·				1.00	1.1
		O Dual-Dirac:	Sigma(UI)	Mean1(UI)	Mean2(UI)			risefalltime≖	0.33*UI		• •	· · Z		
8tik	Diff Xtlk								Var Eqn VAR					1.2.4	•
·	`₽≻-								TXR.I=0.188	e-12 · · ·				5 - F	
Rx N									TXDJ=1.25e	<mark>-12</mark>				10	
Tx Cphy	HZ. Rx Cphy								RXRJ=0.276	e-12				· •	
×	±>-								1005-1.070			• •	· ·	1.1	
TXAMI	Rx AMI											• •	• •		
Xtik.	Xtik											• •			
I× HMI	H HMI													12	
ReDriver AMI	Re Timer AMI														
B Wyli Term	ul l a <u>c</u> mreTerm												• •		
* <u></u>		OK	Appl	v	Cancel	1 [Help						· · ·		
*Eye	*JEyeDiff		OPP	7	Cancer								>		
Right-cli	ck: Drag	to pan the window.			10	Tx_L	Diff Ix_Diff2		ads_device:dra	awing -1.000, 1.37	-2.75	J, -1.500	in .		
		Hot	3	÷.	1.52				1.						
tline	Su	mmary Hot Key		1	no E	HSD Wor	kshop			Lab 1	Lab 2		Lab 3	Lab 4	Lab

KEYSIGHT TECHNOLOGIES

ADS TX/RX Model (RX CTLE)

Channel Simulation Rx:2		×	ager Help		— U	^
_simulation:Rx_Diff Instanc	Name		🕵 🐘 🚓			
_Diff1		🖻 🖾 📥 🚾 🛽	S 🐨 🖓 📥	////		
Q Electrical Jitter	Display					
Continuous-time linear equ	alizer (CTLE)					-
	Edit poles and zeros Edit					
Feed-forward equalizer (FF	E)					1 A.
	Initial tap calculation	1 2				
	Optimized Description					
	Precursor taps Postcursor tap	1S				
Enable	2 🗘 4 🗘		Rx_Diff			
Adaptive equalization	- File	50P	· · · · · · · · · · · · · · · · · · ·			
						· ·
	Manual Edit taps Edit	36dB @16GHz				
	(2007)					
Decision-feedback equalize	(DFE)	Ver VAR				
		Preset	105 0 1 0 105 0 1671			
Enable	Optimized Taps	pre={0,0,0,0,0,-0,1,-0 main={0.75,0.833,0.8	.0.875,1,0.9,0.875,0.7,0.75,0	.833}		
Adaptive equalization	3 🖶	post={-0:25;-0.167;-0	2,-0.125,0,0,0,-0.2,-0.125,0}			····
Slicer output	() File					
1/-1 ~	O Manual Edit tans Edit					
		· z2={-5.34e9,-4.76e09	;-4.24e9,-3.78e9,-3.37e9,-3.0	0e9,-2.68e9,-2.39e9	,-2.13e9,-1.9e9,-1.	69e9}
Tap file		· · · · · · · ·				• •
Tanut	Damage Edit					· ·
Input	Browse Edit					
Output "dfe.txt"	Browse					
Advanced settings						
Edit advanced settings	Edit					
		· · · · · · · ·				1
OK	Apply Cancel Help					1 1 V
BE DEADE						>
	a de u	Pv Diff Pv Diff1	a de devienderwine	4 105 2 750	2 275 1 000	in





HSD Workshop



Lab 3

Lab 5

37

ADS TX/RX Model (RX CTLE)

KEYSIGH

TECHNOLOGIES

Var Egn VAR E" Start=0 Stop=10 Step=6 Lin= AR2 et" Start=0 Stop=9 Step=5 Lin= Preset= pPlan=yes TX EQ Var Egn 1="ChannelSim1 Preset pModule=no pre={0,0,0,0,0,-0.1,-0.125,-0.1,-0.125,-0.167 dulė=" main={0.75,0.833,0.8,0.875,1,0.9,0.875,0.7,0.75,0.833 Var Egn gument= post={-0.25,-0.167,-0.2,-0.125,0,0,0,-0.2,-0.125,0} AR6 ateProcess=yes datarate=32e9 asets=ves RX EQ UI=1/datarate Var Egn atasets=ye CTLE voltageSwing=0.8 risefalltime=0.33*UI z2={-5.34e9,-4.76e09;-4.24e9,-3.78e9,-3.37e9,-3.00e9,-2.68e9,-2.39e9,-2.13e9,-1.9e9,-1.69e9 🔛 Edit CTLE Channel Simulation Rx:2 ads_simulation:Rx_Diff Instance Name O Preset
Custom Rx_Diff1 EQ Electrical Jitter Display $H(s) = A_{\text{pre}} \frac{(s - \omega_{\text{z1}})(s - \omega_{\text{z2}}) \cdots}{(s - \omega_{\text{p1}})(s - \omega_{\text{p2}})(s - \omega_{\text{p3}}) \cdots}$ Continuous-time linear equalizer (CTLE) 🗹 Enable Edit poles and zeros Edit... Feed-forward equalizer (FFE) Added poles in rad/s Added zeros in rad/s Zero Pole Initial tap calculation rad/s - (-0.743)*(2*pi)*1e9 (-0.45)*(2*pi)*1e9 rad/s (z2[int(CTLE)+1])*(2*pi) (-9.5)*(2*pi)*1e9 Optimized Precursor taps Postcursor taps Add (-28)*(2*pi)*1e9 Add 2 🗘 4 🐥 Enable (-28.0001)*(2*pi)*1e9 Adaptive equalization File Remove Remove Manual Edit taps Edit... Prefactor 5.1e22 Decision-feedback equalizer (DFE) Message Initial tap calculation Zero 1: -0.45 GHz: Zero 2: -5.34 GHz. C Enable Taps Optimized Pole 1: -0.743 GHz; Pole 2: -9.5 GHz; Pole 3: -28 GHz; Pole 4: -28.0001 GHz. Adaptive equalization ○ File Slicer output 1/-1 ● Log Scale ○ Linear Scale Edit taps Edit... O Manual Frequency Response Tap file Browse... Edit... Input Output "dfe.txt" Browse... 贸 Advanced settings -10 degr -50 -15 -10 -20 Edit advanced settings Edit... **Ψ** -100 ଚ୍ଛୁ -25 Σ-30 OK Apply Cancel Help -150 -35 -40 -200 0.1 10 100 0.1 10 100 1 Frequency GHz Frequency GHz Hot Lab 2 Lab 3 Lab 4 **HSD** Workshop Lab 1 Outlin Key

38

ADS TX/RX Model (RX 3-tap DFE)

KEYSIGHT

nulation:Rx_Diff Instanc	e Name	
ff1		🎽 🏝 🛃 💹 🛛 🐨 "Y" 👗 🎬
Electrical Jitter	Display	
ontinuous-time linear equ	ualizer (CTLE)	
Enable	Edit poles and zeros Edit	
ed-forward equalizer (FF	E)	<u></u>
	Initial tap calculation	
	Optimized	$ \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot$
	Precursor taps Postcursor taps	
Enable	2 • 4 •	
Adaptive equalization		SpP
	Contraps Edit	300B @10GHZ
cision-feedback equalize	r (DFE)	
	Initial tap calculation	
Enable	Optimized Taps	pre={0,0,0,0,0,-0.1,-0.125,-0.1,-0.125,-0.167}
	3	main={0.75,0.833,0.8,0.875,1,0.9,0.875,0.7,0.75,0.833}
er output	○ File	
-1 ~		Ver VAR
	O Manual Edit taps Edit	CTLE
file		
but	Browse Edit	
itput "dfe.txt"	Browse	
and acttings		
anceu setungs		
it advanced settings	Edit	
OK	Apply Cancel Help	· · · · · · · · · · · · · · · · · · ·
ick: Drag to pan the w	indow.	Rx_Diff1 ads_device:drawing 7.125, 2.750 0.625, 0.000 in
•	2 (* (* (*) (*)	

39

ADS TX/RX Model (RX Load Impedance)

								10			
ads	_simulation:Rx_E	oiff Instance	Name					- P			
Rx	Diff1						 			6	
E	Q Electrical	Jitter	Display					1.5			
								1			
3								- 94	4		
									4		
									s		
								1.1			0,
								14	2		
								1.1.1.1		• 1	
										5	
			Loa	d 85	Ohm	-					
			_								
				clude load				- a			
2											
								2			
	3										
	52	2					43	8			
							*			×.	

Outline

ADS TX/RX Model (RX Jitter)

Rx_Diff1								· ·		CTLE=	0	• •	·	•
EQ Electri	cal Ji	tter Displ	ay						Var		· ·	· ·	•	
SJ Amplitud	ie (UI)									VAR6				
	noise (V) the iitter l									datarat	e=32e9 starate			
	the jitter i			1						voltage	Swing=	0.8		
() Rar	dom:	Sigma(UI)						•		risefallt	ime=0.3	33*⊍I	•	•
💿 DJR	J:	Sigma(UI)	RXRJ/UI	Min(UI)	-1*RXDJ/UI	Max(UI)	RXDJ/UI	•	Var Egn	VAR			·	•
🔿 Dua	l-Dirac:	Sigma(UI)		Mean1(UI)		Mean2(UI)				Jitter		40	·	
										TXDJ=	1.25e-1	2		1
										RX RJ=	0.276e-	12		
										RX DJ=	1.875e-	12		
											· ·			
								•			• •	· ·	•	•
								•			• •		·	•
								·			• •	• •	·	•
	<i>*</i>		*											
				•	*									
		lot							Lab	1	Lab 2		ab 3	

Lab 5

41

KEYSIGHT TECHNOLOGIES



EYE Probe

							we tye_Probe:)								
		ads_simulation:Eye_Probe Instan	e Name						- ads_simulation	:Eye_Probe Instanc	e Name				
		kx_out							RX_out						
eDiff_Probe		Parameters Measurements	Display						Parameters	Measurements	Display Measurement Selection	00			
· · · ·		Bit Error Rate Contour									Available		Selecte	4	
	Eye_Probe	Contour width and height for	this BER value:		1e-12						LevelMean	^	Heigh	tAtBER	
Ver		Draw contour and calculate v corresponding to each value	idth and height in this BER list:		list(1e-12)						JitterRMS		Heigh	t	
		· Extrapolate in bit-by-bit mo	de								RiseTime Level0	>> /	Add >> Width	AtBER	
		Transient Analysis									CheckMaskViolat	tion << Re	move << Bathte	du	
4:::		Name of the VtPRBS source:	~	Data rate 1.0	Gbps 🔻	(Warning: Savi	analysis output for all ng all nodes can lead t	to a very big dataset file)			SNR Amplitude		Conto	our	
		. Use Eye Mask									HeightDR Add All	V		Remove All	
		"PCIE5.msk"													
		. DDR4 Mask									Measurement Info				
		. Width (UI)	Height 0.0	V 🔻 🗌 Cu	ustomize Vertical Cer	nter 0.0	V 🗸 🗖 M	lask Group 1					This prot	e computes the eye related measurements	^
		. Width (UI) 0	Height 0.0	V - Cu	ustomize Vertical Cer	nter 0.0	V 🔻 🗌 M	ask Group 1					This prob diagram save a p select th	e computes the eye related measurements articular measurement e measurement from the	
	· · · · · ·	. Width (UI) 0	Height 0.0	v • 🗆 cu	ustomize Vertical Cer	0.0	V - Ma	Aask Group 1 More					This prob diagram save a p select th list on th button.	e computes the eye related measurements articular measurement e measurement from the e left and use the 'Add	
167)	· · · · · · ·		Height 0.0	v • □ au	ustomize Vertical Cer	nter 0.0	V 7 M	More					This prot diagram save a p select th list on th button.	e computes the eye related measurements articular measurement, e measurement from th e left and use the 'Add	^
167}	33}		Height 0.0	V V Cu	ustomize Vertical Cer	Cancel	V Ma	More					This prot diagram save a p select th list on th button.	e computes the eye related measurements articular measurement e measurement from th e left and use the 'Add	~
167} .0,7,0.75,0.8 	33]		Height 0.0	V V Cu	ustomize Vertical Cer	Cancel	V ~ M	More					This prod diagram save a p select th list on th button.	e computes the eye related measurements e measurement from ti e left and use the 'Add	~ ~
167} 07,0.75,0.8 ⊐h 125 m	133}		Height 0.0	Apply	ustomize Vertical Cer	Cancel	V • M.	More		OK		Apply	This prot diagram save a p select th list on th button.	e computes the eye related measurements articular measurement e measurement from ti e left and use the 'Add	~
167} 0,7,0,75,0,8 _h 195 M	33]		Height 0.0	Apply	ustomize Vertical Cer	Cancel	V	Aask Group 1 More		ОК		Apply	This prot diagram select th button.	e computes the eye related measurements e measurement from ti e left and use the 'Add	~
167) 07,0.75,0.8 1125 m	33}		Height 0.0	Apply	ustomize Vertical Cer	Cancel	V	Help		OK		Apply	This prot diagram save a p select th list on th button.	e computes the eye related measurements articular measurement e measurement from ti e left and use the 'Add	~
167} 0,7,0.75,0.8 ກ 195 ຄະ	133}		Height 0.0	Apply	ustomize Vertical Cer	Cancel		Help		OK		Apply	This prot diagram select th list on th button.	e computes the eye related measurements articular measurement e measurement from ti e left and use the 'Add ancel	
167) 07,0.75,0.8 1 125 m	333}		Height 0.0	Apply	ustomize Vertical Cer	Cancel	V	Help		OK		Apply	This prot diagram save a p select th list on th button.	e computes the eye related measurements articular measurement e measurement from ti e left and use the 'Add ancel	
167) 0,7,0.75,0.8 1 125 m	333}		Height 0.0	Apply	ustomize Vertical Cer	Cancel		Help		OK		Apply	This prot diagram save a p select th list on th button.	e computes the eye related measurements articular measurement e measurement from ti e left and use the 'Add	
167) 07,0.75,0.8 1125 m	333}		Height 0.0	V - Cu	ustomize Vertical Cer	Cancel		Help		OK at 1		Apply	This prot diagram save a p select th list on th button.	e computes the eye related measurements articular measurement from ti e measurement from ti e left and use the 'Add ancel	

Batch CTLE and Preset

· · · · · · · · · · · · · · · · ·	BatchSimulation:2	×		
ChannelSim	BatchSimController Instance Name BatchSim1			•
Channel Sim Channel Sim 1 NumberOfBits=1000 ToleranceMode=Auto EnforcePassivity=no Mode=Bit-by-bit BATCH SIMULATION	Sweep Simulation Display Image: Sweep Plan Image: Sweep Plan Image: Z2 Image: Add Var="CTLE" Start=0 Stop=10 Step=6 Lin= Sweep Type Var="Preset" Start=0 Stop=9 Step=5 Lin=			•
BatchSimController BatchSim1 Var="CTLE" Start=0 Stop=10 Step=6 Lin= Var="Preset" Start=0 Stop=9 Step=5 Lin= UseSweepPlan=yes. Analysis[1]="ChannelSim1" UseSweepModule=no SweepModule=""	Image: Start Stop O Center/Span Start 0 None ▼ Stop 10 None ▼ Step-size 6 Num. of pts. 3			
SweepArgument= UseSeparateProcess=yes MergeDatasets=yes RemoveDatasets=yes	Sweep Module Module name File name Browse Edit		•	•
· · · · · · · · · · · · · · · · · ·	OK Apply Cancel Help			
Summary Hot Key	HSD Workshop Lab 1 Lab 2 La	ab 3	Lab 4	Lab 5

43

KEYSIGHT TECHNOLOGIES



Results (38s, 9 scenarios)



Best Setup, In terms of EYE_Height and EYE_Width



KEYSIGH ECHNOLOGIE:





Lab 5

Gen5 AMI Model and Testbench



46

KEYSIGH1 TECHNOLOGIES

Name

4

4



HSD Workshop

Gen5 AMI Model (TX Preset)

	Tx_AMI Tx_AT Modela	Select IBIS File Verw Channel Index
•	Tx_Sj_Frequency Number of time p ✓ Same as channel	Asynchronous dock elsim controller Number of time points per UI Clock offset (ppm)
•	Outline Summary Hot Key	Apply Cancel Help HSD Workshop Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

KEYSIGHT TECHNOLOGIES

Gen5 AMI Model (RX CTLE)



. 48

Results (80s, 9 scenarios)

ChannelSim Result



Batched ChannelSim Result





Outline Summary Hot Key

KEYSIGH1

ECHNOLOGIES

HSD Workshop

Lab4 Repeater (Retimer/ Redriver) Usage





Lab 1 Lab 2 Lab 3 Lab 4 Lab 5







KEYSIGHT

51

Lab 5

Lab 3

What is Repeater



- Repeater is placed in the middle of a channel
- Equalizes incoming signal to compensates loss in upstream channel
- Retransmit signal into downstream channel and apply pre-emphasis
- Repeater is both Rx and Tx
- Two types of Repeater: Redriver and Retimer







What is Repeater



- Retimer output buffer is driven by switching events of flip-flop. Digital data is recovered.

- Clock-data recovery (CDR) retimes the output signal. Jitter in clock is passed down to downstream channel.





HSD Workshop



Lab5 PCIe Gen5 Testbench with Retimer





Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

What if Longer Trace?

Х



Try to maximize the EYE based on previous lab.





HSD Workshop



What if Longer Trace?



After RX EQ









Lab 3

Lab 2

Lab 1





HSD Workshop

Lab 5

Lab 4

Add Retimer in the Middle



Retimer Model



Results (200s, 9 scenarios)

ChannelSim Result



Batched ChannelSim Result









HSD Workshop

. 59

Hand-made Retimer Model





Lab 1 Lab 2 Lab 3 Lab 4 Lab 5

[Bonus] How to create Repeater.ibs File

- 1. Save Rx .ibs model as Repeater .ibs model
- 2. Change File name and Component name in .ibs file of repeater model
- 3. Copy Pin and Diff Pin definition from Tx .ibs model to Repeater .ibs model



[Bonus] How to create Repeater.ibs File

 \mathbf{A}

Copy the remaining Tx part to Redriver .ibs file after definition of Rx model and 4. before the '[END]' command. 0 1320-0

[Model] AMI Tx	10		-				0.0	0.0	0.0	0.0		
Model_type Outp	out						0.0	0.1320 9	0.0	0.0		
C comp 0p 0p 0p)			185			[Model] AMI_T Model type Out	x_10 tput				
Cref = 0							model_offe out	opuo			8	
Vref = 0.5							C_comp 0p 0p (0p				
Rref = 50				1967			Cref = 0				_ 48°	
Vmeas = 0.5							Vref = 0.5 Pref = 50					
[Temperature Ra	ungel 25 125 0			1.5			Vmeas = 0.5					
[Voltage Range]	1.0 1.0 1.0										1.00	
. , ,,							[Temperature_H	Range] 25 125 0				
[Algorithmic Mo	del]						[Voltage Range	e] 1.0 1.0 1.0			12	3
Executable Wind	lows_cl19.00.242	15.1_64 AMI_Tx_10_x	<pre>x64.dll AMI_Tx_10.ami</pre>	i			[Algorithmic]	Modell				
				1.22			Executable Win	ndows cl19.00.2421	5.1 64 AMI Tx 10 x	.64.dll AMI Tx 10.ami		
[End Algorithmi	.c Modelj			9				-			100	
[Pulldown]							[End Algorithm	mic Model]				
-6.6	-0.132	-0.132	-0.132	185			[Dulldorm]					
0.0	0.0	0.0	0.0				-6.6	-0.132	-0.132	-0.132		
6.6	0.132	0.132	0.132				0.0	0.0	0.0	0.0		
							6.6	0.132	0.132	0.132		
[Pullup]		0.400	0.400	4								
-6.6	0.132	0.132	0.132	1.25			[Pullup]	0 122	0 1 2 2	0 122	. 8	
6.6	-0.132	-0 132	-0 132				0.0	0.132	0.132	0.132	1.00	
0.0	0.152	0.132	0.152	22 10			6.6	-0.132	-0.132	-0.132		8
[GND Clamp]				1.95							145	
-6.6	0.0	0.0	0.0				[GND Clamp]	0.0	0.0	0.0		
0.0	0.0	0.0	0.0	1.82			-0.0	0.0	0.0	0.0	1.00	2
6.6	0.0	0.0	0.0				6.6	0.0	0.0	0.0		
[Power Clamp]				1.55								
-6.6	0 - 0	0 - 0	0.0	142	52 - C		[Power Clamp]				142	
0.0	0.0	0.0	0.0				-6.6	0.0	0.0	0.0		
6.6	0.0	0.0	0.0	1943		×.	6.6	0.0	0.0	0.0	1.00	
[Ramp]				1.75			[Ramp]		_			
$dV/dt_r 0.3/1.5$	p 0.3/1.5p 0.3/2	1.5p					$dV/dt_r 0.3/1$.5p 0.3/1.5p 0.3/1	.5p			
av/at_1 0.3/1.5	p 0.3/1.5p 0.3/	1.5p					av/at_1 0.3/1	.5p 0.3/1.5p 0.3/1	.sp			
LENU/			ihe mode				[END]		ihe	modela	f Rodr	
											I NEUI	IVC
								1.24				
			Hat	5 (S)								
VSIGHT	Outline	Summary	HOL						Lab 1 Lal	b 2 Lab <u>3</u>	Lab 4	L
HNOLOGIES			Key	5		<i>2</i>						
								4				

6 6

0 0

0 0

_ab 5

Summary

- ADS provides a platform to validate your PCIe Gen5 design, and it can be done by
 - Implementing JEDEC PCIe Gen5 specification by ADS generic TX/RX model.
 - Simply using Gen5 AMI models provided by Keysight.
- Repeater will be widely used in PCIe Gen5 and beyond to make impossible possible.
- Batch Simulator can help gain insight among your system configurations.









63

Reference

- https://community.keysight.com/thread/27162
- https://www.keysight.com/upload/cmc_upload/All/PCI-Express5-Specification-and-latest-information-of-Gen4testing.pdf?fbclid=IwAR3OtS4q7yPt7mnj2SuXq7mBc4OmK1AMhIM1py19pAQyIGJXFWCg9_jN-FU
- https://www.keysight.com/sg/en/assets/7018-03143/application-notes/5990-9111.pdf?success=true





Lab 1

Lab 2

La

64

KEYSIGHT TECHNOLOGIES