

MIPI C-PHY

Solving Simulation Challenges

Application Engineer

OCT 2019

Nash TU



Today's Typical C-PHY Simulation Challenges


HIGHLIGHTS

- Complicated transmitter and receiver modeling process including equalizations
 - Need simple transmitter and receiver models
- No single platform solution but using multiple tools such as Verilog-A, meaning lots of customization required
 - Need just simple one platform solution without much customization
- Limited jitter analysis
 - Need full support of RJ, PJ and DCD
- SPICE-alike simulations result in long simulation time and limit number of bits that can be simulated
 - Need channel simulation technology for faster simulation with millions of bits
- Non-triggered eye plot
 - Need triggered eye plot to support MIPI C-PHY specification


Today's and New C-PHY Generic Model Architecture

SIMPLER AND EASIER

- Dedicated C-PHY transmitter, receiver, and eye probe with triggered eye
- Supports both transient and channel simulation technologies
- Supports TX equalization and jitter models such as RJ, PJ, and clock DCD



Today Note: Courtesy of Qualcomm





New


Details on C-PHY Transmitter (TX)

COMPLETE C-PHY SIGNAL SOURCE

- Tab organized special C-PHY source
 - PRBS : Maximal length LFSR, User defined LFSR, etc
 - Waveform : Vhigh, Vmid, Vlow, rise/fall time, edge shape, etc
 - Equalization : TxEQ
 - Jitter : Random, periodic jitter and clock DCD (Duty Cycle Distortion)
 - Electrical : Rout per node and level
 - Simulator : Auto, Transient and Channel simulator



C-PHY TX





Test Case: No TX_EQ

3.5GSPS, 60 Z_IN, STANDARD CHANNELL

- TX Source
 - Symbol rate = 3.5Gsp/s
 - Waveforms
 - V_{high} = 425 mV
 - V_{mid} = 212.5 mV
 - V_{low} = 0 V
 - Rise time/Fall time = 25ps, symmetric
- Still enough margin...

measurement	...Q.CH_Out.Summary
EyeOpeningHeight	201.0 m
EyeOpeningWidth	197.1 p
AverageUIDuration	285.7 p
MaxJitterInUI	193.5 m
MinUI	806.5 m
CphyMaskViolated	0.0000



Note: Max speed 3.5Gsp/s for Standard Channel and 4.5Gsp/s for Short Channel

Test Case: Adding TX_EQ

3.5GSPS, 60 Z_IN, STANDARD CHANNEL

- TX Source
 - Symbol rate = 3.5Gsp/s
 - Waveforms
 - $V_{high} = 425 \text{ mV}$
 - $V_{mid} = 212.5 \text{ mV}$
 - $V_{low} = 0 \text{ V}$
 - Rise time/Fall time = 25ps, symmetric

TX Equalization

Enable Advanced TxEQ


EQm1+	1.75	dB
EQm1-	1.75	dB
EQh1	1.75	dB
EQh0	3.5	dB
EQl1	1.75	dB
EQl0	3.5	dB

VAR3
SR=3.5 Gbps
UI = 1 / SR
Zin=0 Ohm



VAR2
C_in_shunt=1.5

measurement	...Q.CH_Out.Summary
EyeOpeningHeight	209.0 m
EyeOpeningWidth	227.1 p
AverageUIDuration	285.7 p
MaxJitterInUI	126.1 m
MinUI	873.9 m
CphyMaskViolated	0.0000

Triggered



Non-Triggered




Note: Max speed 3.5Gsp/s for Standard Channel and 4.5Gsp/s for Short Channel

Enough Margin for Even 4.5Gps with TQ_EX Only?

4.5GSPS, 60 Z_IN, STANDARD CHANNEL

- TX Source
 - Symbol rate = 4.5Gps
 - Waveforms
 - $V_{high} = 425$ mV
 - $V_{mid} = 212.5$ mV
 - $V_{low} = 0$ V
 - Rise time/Fall time = 25ps, symmetric

measurement	...Q..CH_Out.Summary
EyeOpeningHeight	204.0 m
EyeOpeningWidth	166.7 p
AverageUIDuration	222.2 p
MaxJitterInUI	154.4 m
MinUI	845.6 m
CphyMaskViolated	0.0000




TX Equalization

Enable Advanced TxEQ

EQm1+	1.75	dB
EQm1-	1.75	dB
EQh1	1.75	dB
EQh0	3.5	dB
EQl1	1.75	dB
EQl0	3.5	dB

- Yes, it still provides good solution space








Note: Max speed 3.5Gps for Standard Channel and 4.5Gps for Short Channel

RJ (Random Jitter) Impact on Eye Diagram

HOW MANY BITS ARE ENOUGH FOR RJ?





- 1.5ps RJ results in 6mV and 7.1ps eye closure with 10,000 bits
- What about running with more bits?
 - 1M bits results in significant eye closure, 19mV and 54.3ps smaller eye
 - 10M bits results in 20mV and 55.7ps smaller eye
- It is important to run with more bits to ensure the analysis accuracy
 - In this case, 1M bits are good enough



Channel Simulation Technology

MILLIONS BITS IN MINUTES NOT DAYS!

- Channel Simulation
 - The impulse response is calculated using a short, traditional transient simulation on the channel, Tx, Rx, and analog *.ibs model files
 - Bit-by-Bit mode performs superposition on an explicit bit pattern
 - Statistical mode applies statistical techniques to the stochastic properties of conceptually infinite non-repeating bit pattern, not the bit pattern itself (**C-PHY only support Bit-by-Bit mode**)









Inherently capturing the worst-case eye at any desired BER!

Other Jitter Impact


CLOCK DCD AND PERIODIC JITTER

- Periodic Jitter
 - 10ps 100MHz PJ results in 30mV, 4.3ps eye closure
- Clock DCD (Duty Cycle Distortion) Jitter
 - 0.1 DCD results in 0mV and 28.5ps eye closure




C-PHY RX (Receiver)

- RX with Equalization.



C-PHY RX



Rx_Cphy
Rx_Cphy1
RinA=50 Ohm
RinB=50 Ohm
RinC=50 Ohm

Implementing CTLE Equalization

BY SIMPLE TRANSFER FUNCTION SOLUTION

- CTLE C-PHY Transfer function

$$H(s) = \frac{A_{DC}\omega_{P1}\omega_{P2}}{\omega_Z} \cdot \frac{s + \omega_Z}{(s + \omega_{P1})(s + \omega_{P2})}$$

A_{DC}

is the DC gain,

$\omega_{P1} = 2\pi f_{P1}$



f_{P1} is the first pole frequency

$\omega_{P2} = 2\pi f_{P2}$

f_{P2} is the second pole frequency

$\omega_Z = 2\pi f_Z$



f_Z is the zero frequency



CTLE Validation Test


6 GSPS WITH STANDARD CHANNEL

- Poles and zeros
 - $f_z = 1 \text{ GHz}$, $fp1 = 3\text{GHz}$, $fp2 = 9.95\text{GHz}$
- ADC set to 1
- $C_{pad_tx} = 1\text{pF}$
- $C_{pad_rx} = 0.1\text{pF}$
- Standard channel
- Eye width
 - Triggered = 120.8ps, Non-triggered = 117.5ps



measurement	\$data.CH_Out.Summary
EyeOpeningHeight	147.0 m
EyeOpeningWidth	120.8 p
AverageUIDuration	166.7 p
MaxJitterInUI	184.9 m
MinUI	815.1 m
CphyMaskViolated	0.0000

measurement	...on Triggered.Summary
EyeOpeningHeight	149.0 m
EyeOpeningWidth	117.5 p
AverageUIDuration	166.7 p
MaxJitterInUI	184.9 m
MinUI	815.1 m
CphyMaskViolated	0.0000




3 Channels for Tests


3 CHANNELS S-PARAMETER DATA

- Short channel is driven by 8Gbps signal
- Standard channel is driven by 6Gbps signal
- Long channel is driven by 4Gbps signal


Short Channel



Standard Channel



Long Channel



Batch Simulation

RUN FASTER AND EASIER FOR ALL COMBINATIONS

- Total 36 cases for short, standard, and 96 cases for long channels
 - Short Channel case
 - Cpad_tx : 0.5 ~ 1.5 pF, 0.5pF step size
 - Cpad_rx : 2 cases 0.5pF and 1pF
 - Pole1 frequency : 2.8,3.1,3.4,3.6,3.9, and 4.2
 - Pole2 frequency : 14GHz
 - Zero frequency : 1.4GHz
- Simple batch simulation setup
 - .csv file for the list of combinations

Vhigh : 425mV
 Zin : 60ohm
 Rise/fall time : 0ps
 Signal transition : 0-100%

```

VAR
Short_Channel
SR=8 Gbps
fz=1.4
fp1=2.8
fp2=14
sweep_list="Cpad_tx_n_rx_fp1_for_shortch_table49.csv"

BATCH SIMULATION
BatchSim Controller
BatchSim 1
Var= Start=1.0 Stop=10.0 Step=1.0 Lin=
UseSweepPlan=no
Analysis[1]="ChannelSim 1"
UseSweepModule=yes
SweepModule="CSV_List"
SweepArgument=sweep_list
UseSeparateProcess=yes
MergeDatasets=yes
RemoveDatasets=yes

ChannelSim
ChannelSim
ChannelSim 1
NumberOfBits=10000
ToleranceMode=Auto
EnforcePassivity=yes
Mode=Bit-by-bit
    
```



Excel .csv format

	A	B	C
1	Cpad_tx	Cpad_rx	fp1
2	0.5	0.5	2.8
3	0.5	0.5	3.1
4	0.5	0.5	3.4
5	0.5	0.5	3.6
6	0.5	0.5	3.9
7	0.5	0.5	4.2
8	0.5	1	2.8
9	0.5	1	3.1
10	0.5	1	3.4
11	0.5	1	3.6
12	0.5	1	3.9
13	0.5	1	4.2
14	1	0.5	2.8
15	1	0.5	3.1
16	1	0.5	3.4
17	1	0.5	3.6
18	1	0.5	3.9
19	1	0.5	4.2
20	1	1	2.8
21	1	1	3.1
22	1	1	3.4
23	1	1	3.6
24	1	1	3.9
25	1	1	4.2
26	1.5	0.5	2.8
27	1.5	0.5	3.1
28	1.5	0.5	3.4
29	1.5	0.5	3.6
30	1.5	0.5	3.9
31	1.5	0.5	4.2
32	1.5	1	2.8
33	1.5	1	3.1
34	1.5	1	3.4
35	1.5	1	3.6
36	1.5	1	3.9
37	1.5	1	4.2

Short Channel Case

ZERO = 1.4GHZ, POLE2 = 14GHZ, 8GBPS



- Without clock DCD



Short Channel Case

ZERO = 1.4GHZ, POLE2 = 14GHZ, 8GBPS

- Without clock DCD




Good solution space..

Short Channel Case

ZERO = 1.4GHZ, POLE2 = 14GHZ, 8GBPS

- With 0.1 clock DCD





Good solution space..

Standard Channel Case

ZERO = 1GHZ, POLE2 = 10GHZ, 6GBPS

- Without clock DCD





measurement	...t.Summary[Idx,:]
EyeOpeningHeight	107.0 m
EyeOpeningWidth	113.3 p
AverageUIDuration	166.7 p
MaxJitterInUI	180.5 m
MinUI	827.4 m
CphyMaskViolated	0.0000

Good solution space..

Eye Opening (UI) per Cpad_tx Value

SHORT CHANNEL, 8GSPS W/O CLOCK DCD JITTER


- Zero: 1.4GHz, Pole 1: 3.4GHz, Pole 2: 14GHz



Eye Opening (UI) per Cpad_tx Value

SHORT CHANNEL, 8GSPS W 0.1 CLOCK DCD JITTER



- Zero: 1.4GHz, Pole 1: 3.4GHz, Pole 2: 14GHz



Eye Opening (UI) per Cpad_tx Value

STANDARD CHANNEL, 6GSPS W/O CLOCK DCD JITTER



- Zero: 1GHz, Pole 1: **2.4GHz**, Pole 2: 10GHz



Impedance Discontinuity Study



- 70ohm stripline + 100ohm microstrip

	Stripline (70Ω)	Ustrip (100Ω)
Case 1 (12.5")	0"	12.5"
Case 2 (12")	6"	6"
Case 3 (12")	12"	0"



- 100ohm stripline + 70ohm microstrip

	Stripline (100Ω)	Ustrip (70Ω)
Case 1 (12.5")	0"	12.5"
Case 2 (12.5")	6.5"	6"
Case 3 (13")	13"	0"




Results


GOOD MARGIN

CTLE: ADC=1, zero = 1GHz, pole1 = 3GHz, pole2=9.95GHz,
Cpad_tx: 2pF

- 70ohm stripline + 100ohm microstrip




- 100ohm stripline + 70ohm microstrip



Summary

- With TX_EQ and CTLE RX equalizations, it is demonstrated that there is enough solution space for different channel configurations, including impedance mismatch from the channel
- The channel simulation technology empower C-PHY designers to evaluate the designs with millions of bits in minutes
- New ADS modeling and simulation environment provides an easier, faster, and complete solution for C-PHY design exploration



KEYSIGHT
TECHNOLOGIES

4.50221