RF/MW Module Design in ADS

CHEN, Jason Xue, Xin-Dong

2019.09.19

Keysight EEsof EDA



1.02411

Industry Trends, Challenges, & Solutions

RF/MW





Multi Chip RF Modules

EXAMPLE - APPLE'S IPAD CELLULAR BOARD





Solder bumps chipworks From Chipworks: http://www.chipworks.com/ A recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems



Multi Chip RF Modules

PA / SWITCH MODULE



The Complete PA / Switch Multi-Chip Module

- PA / Switch IC's
- Bond wires
- · Laminate board
- Solder bumps
- PCB test board
- Connectors





Laminate Board with PA / Switch IC's



5G is A Game Changer For Packages

HIGH FREQUENCIES AND HIGH BANDWIDTH



Figure 5: 3GPP TS 38.101-1 EVM requirements for different 5G modulation schemes

5

 Maintaining these high bandwidths at high frequencies have a direct impact on the design on every interconnection and then packages



One Slide Overview Of Phased Array

- Just basic physics of wave propagation
- Adjusting the time delay or phase difference between adjacent antennas results in maximum radiation in a specific direction



Source : Wikipedia





dBm = 20 dBm = 30 dBm = 4



Phased Array And Packaging

 As this is phase-driven, the group delay or amplitude loss in the package interconnection could be a bottleneck



Not co-designing can lead to several dBs of error in Side Lobes Level and then deteriorate the original antenna performances

No error

Phase error





Higher Integration Needs Efficient Co-Design

DATABASES COME FROM DIFFERENT SOURCES





- Assemble all the technologies keeping traceability

- Co-design the interconnections at EM level
- Incorporate the results into circuit simulation

Using PathWave ADS As An Assembly Platform

Goals:

- Build a multi-technology assembly and simulation flow which scales with the complexity of the products.
- Build a user friendly capability to EM simulate pieces of this complex multi-technology design without cutting or modifying the original layout



Smart Mount Enables Complex Technology Assembly

- A new, unique, innovative way to assemble Multi-technology designs.
 - Simple: does not need layer mapping, does not require substrate modification
 - Powerful: user can write macros to do all sorts of custom mount configurations
 - Versatile: Supports read only and interoperable libraries, and scaled technologies (nm Si)
 - Scalable: works well for large scale assemblies and stacked technology







RFPro Vision: EM For Every RF Circuit Designer

ALLOWS USERS TO FOCUS ON DESIGN RATHER THAN SETTING UP EM

- Main customer requests for the EM flow
- Integration

/ 3D view

- Solution for RF PCB, RFIC, MMIC and RF Modules
- Same user interface for ADS and Cadence Virtuoso
- Same environment for FEM and Momentum





- Be confident in the setup of the simulation and accuracy of the results
- Better automated defeaturing (via merging/dummy removal/hatched planes...)

RFPro

Image: space of the space of



No Cookie cutting

placing pins & ports

s-parameter files

No removing active devices and

No reconnecting schematics to

No exporting

X-Band Filter IC in QFN Package Using Smart Mount (ADS 2019U1)





Steps using Smart Mount

- Smart Mount Setup
- Building the Module Assembly
- Placing and Configuring the Bond Wires



Smart Mount Technology Setup

KEYSIGHT TECHNOLOGIES

ested Technology								
Technology for this Library:	Module_lib	•					Show Other	Technology 1
yer Display Properties	Layers Purposes	Display Order	Nested Technolo	gy				
				Layer Mapping				
Nested Technology Scale	Factor: 1							
,								
Default Smart Mount								
berdalt Smart Ploant								
Smart Mount Subtype:	Bottom Mount		•					
	t mount prove pcoll fo	r all designs in librar	y					
Automatically use smart	t mount proxy poen to							
Automatically use smar	an-	-						
Automatically use smar AEL Function Name (option	al):	-						
Automatically use smar AEL Function Name (option Function Parameters (option	al):				Add	Open	Rename	Remove
Automatically use smar AEL Function Name (option Function Parameters (option	al):				Add	Open	Rename	Remove
Automatically use smar AEL Function Name (option Function Parameters (optio	al):			[Add	Open	Rename	Remove
Automatically use smar AEL Function Name (option Function Parameters (optio	al):				Add OK	Open Cancel	Rename Apply	Remove Help
Automatically use smar AEL Function Name (option Function Parameters (optio	al):				Add OK	Open Cancel	Rename Apply	Remove Help
Automatically use smar AEL Function Name (option Function Parameters (optio	al):				Add OK	Open Cancel	Rename Apply	Remove Help
AEL Function Name (option Function Parameters (optio	al):				Add OK	Open Cancel	Rename Apply	Remove Help

In Smart Mount we did not map the Layers of the IC to be in the Module Layers list

Smart Mount Technology Setup - Setup IC Pcell attribution

🔀 X-bandFilter [X-Band_Filter_lib:X-bandF	Filter:layout] [P	ushed In] (Layout):81								Customics D-1			~
File Edit Select View Insert Option	ns Tools Sc	ematic EM Window	DesignGuide Non-	LinearDK Help						Customize Pcell			~
New	Ctrl+N	P 🥺 🥹 🖕 🛛 🛛	41 😩 🖨 🚹 👖	⊼ +⊧= રેં રેં રેં રેં રેં	🕀 🍾 🛞								
Open	Ctrl+O		□○A							Library: X-Band_Filter_lib		Cell: X-bandFilter	View: layout
Revert to Saved			011										
ave Save	Ctrl+S		•										
🔁 Save As		22 22 17 19	8						02411				
Save a Copy As										These options control th	e appearance of instan	ces of this design whe	n this design is placed in
Save All										another layout.			
Print	Ctrl+P												
Print Area													
P Import										Artwork			
Export										Tupor	Smart Mount Reall		-
Generate Artwork										Type.	Stridit Mount Pten		-
Reports	•									Smart Mount subtype:	Bottom Mount		•
Design Parameters										Eunction name:			~
EM/Circuit Partitioning													
Customize Pčell											Specify Peoll Parame	Spacify AEL N	Ascro Paramotoro
Exit Advanced Design System											Specily Poell Parame	Specity AEL M	lacro Parameters
1. Module_lib:Assembly:layout							<u> </u>	• • • • • • •					
2. Module2_lib:Assembly2:layout										Macro call:			
 Module_IID:Assembly2:layout X-Band Filter2 lib:X-bandFilter2:lay 	out												
bound	out									Design name:			~
silk_screen													
silk_screen2										Support non-90 deg	ree rotation		
heat_mesa							Management and the second			Support unit and dat	abase resolution conve	rsion	
ads_drc_error										Don't overwrite this	design when generating	g layout	
										Smart Mount Pcell: Sup	oorts Smart Mount mou	inting, rotation, unit so	aling, and/or design reference.
										The layout can be used	in a different technolog	у.	
						12	2		2				
												ОК	Cancel Help
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			¥7	24	*								
			e							s. •			
			1			0.82				.t. ti	it s		at 11

(EYSIGH

.

Check Layers

yer Display Properties	Layers	Purposes Dis	play Order Nes	sted Technology			
Layer Name	Numbe	Library	Process Role	Binding	Derived Layer Operation	Manufacturing Grid	^
ads_text	230	ads_schematic	Not defined			default	
ads_device	231	ads_schematic	Not defined			default	
ads_border	232	ads_schematic	Not defined			default	
ads_snap	233	ads_schematic	Not defined			default	
ads_align	234	ads_schematic	Not defined			default	
ads_prBoundary	235	ads_schematic	Not defined			default	
ads_instance	236	ads_schematic	Not defined			default	
ads_annotate	237	ads_schematic	Not defined			default	
ads_marker	238	ads_schematic	Not defined			default	
ads_select	239	ads_schematic	Not defined			default	
ads_substrate	240	ads_schematic	Not defined			default	
ads_grid	251	ads_schematic	Not defined			default	
ads_axis	252	ads_schematic	Not defined			default	
ads_hilite	253	ads_schematic	Not defined			default	
ads_background	254	ads_schematic	Not defined			default	
ads_drc_error	255	ads_schematic	DRC			default	\sim

KEYSIGHT TECHNOLOGIES

16

. .

.

0

1.0

-0

Building the Module Assembly

Drag and drop the package and the IC into the module layout page. The designs will be easily read along with their correspondent technologies (Layers and units)

Insert QFN_Pkg_and_Laminate layout, followed by the X-bandFilter layout



KEYSIGHT ECHNOLOGIES

Placing and Configuring the Bond Wires

Place bondwire starting on the MMIC pad and ending at the QFN upper pad.





Configuring Bond Wires parameter and layers in Schematic



In Smart Mount we did not map the Layers of the IC to be in the Module Layers list

We must manually type it in: "X3:M2:drawings"

e1							
Display							
Radius	12.5 um	Substrate					~
Conductivity (Siemens/m)	4.1e+07	Material					~
Er	1.0	Use C Model	0				
Height1	200 um	Layer1	"X3:M	2:drawing"			~
Height2	100 um	Layer2	"Board	_Via:drawing"			^
Ground Height	0 um	Ground Layer	"defau	lt:drawing"			
Length	500 um	Draw Layer	ver "cond:drawing" "cond2:drawing"				
Annotate Text Height	0.01	Annotate Layer	"resi:c	frawing"			
Layout View	top view (drc) ~]	"diel2:	drawing"			
Number Of Sides	0	Mesh Interior	"hole:	drawing"			~
Profile			Dona	uuwiig			
Horizontal	Hor. Type	Hor. Re	f	Vertical	Ver. Type	Ver. Ref	^
60	Angle	Previous		0.3	Proportional	Previous	
0.135	Dronortional	Dravious		0.0	Droportional	Draviaur	~



Start RFPro for RF Module Simulation

Launch RFPro from Layout window Tools -> RFPro -> New...

ellview: RI	Module_lib:As	sembly2: rfpro				
yout: 📔	Module_lib:As	sembly2:layout				
ubstrate:	ڬ Module_lib:A	ssembly				•
				Oł		Cancel
				-		а.е. 1
					2	
					1	2
			0.00	1.1		
			÷.			
				2		
				÷	14	*
						*
					8	
						•
	EYSIGHT			1	14	



RFPro setup

Change Component's Role





RFPro Ports Setup





RFPro Simulation Setup

Double click **Options**, and select Simulator, change to FEM simulator:

		2	72	2	1.00					22					12
Setup Setup Setup	RF RFPro Se	etup - Setup Full EM Ex	traction				×	RF RFPro	Setup -	Setup Full EN	A Extraction	n			\times
Em Full EM Analysis	🗴 Full EM A	nalysis						🔏 Full EM Analysis							
Component Models	Ambient Conditions - (Temperature=25 °C)						Ambient Conditions - (Temperature=25 °C)								
🥮 Run	₩ Frequency Plans														
S-Parameters	Frequencies Fields Storage					Frequency Plans									
······································							Simulator								
		Туре	Start	Stop	Р	oints		Preset:	FE	м	-	6			
🚺 Far Field 🔛 Generate Test Bench	×	Adaptive	0 Hz	10 GHz	300	(max)		Simulator	r: Mo	mentum RF mentum Micro	wave				
Generate Sub Circuit	•							Mesh der	isity: 20	M CPW					
Graphs	🔧 Simulato	ır						Resou	irces						
	Resource	es						Netes							
	💉 Notes							/ Notes							
Conductor: Solid Wireframe Hide	·					Done	Cancel						Done	Car	icel
		s. #1	1.0		120	8	1	Sth	.*	£.				•	
										1		•			
			84						*	49					21
		•	.*									*		*	*
							6				4				23

RFPro Simulation Results

Check result



Generate Test bench and simulate in ADS





Smart Mount in ADS 2019_U1

Compare results with X_bandFilter



LTE PA in QFN Package / Laminate

Using Smart Mount Technology





Smart Mount Technology Setup - Setup IC Pcell attribution

Libr



· · · · ·		•					
Customize Pcell			×				
ibrary: RFPro_LTE_MMIC_	_PA_JS_lib	Cell: MMIC_PA_RFPro	View: layout				
These options control the another layout.	appearance of instances	of this design when this design is pl	aced in				
Artwork							
Туре:	Smart Mount Pcell		•				
Smart Mount subtype:	Mount subtype: Bottom Mount						
Function name:			\sim				
	Specify Pcell Parameters	S Specify AEL Macro Parameters.					
Macro call:							
Design name:			~				
Support non-90 degre	ee rotation						
Support unit and data	base resolution conversion	n					
✓ Don't overwrite this d	esign when generating la	yout					
Smart Mount Pcell: Support The layout can be used in	orts Smart Mount mountir a different technology.	ng, rotation, unit scaling, and/or desi	gn reference.				

OK

Cancel

Help

Building the Module Assembly



Module 3D View





Module RFPro Simulation Setup

RF Module_Assembly [LTE PA in QFN Pkg_JS_lib:Mo	dule_Assembly:rfpro] (RFPro [A])	PE PEDro Setup - Setup Full EM Extracti	ion
File Edit View Tools Help 🗊 Շ 🖓	x1	Ki Ki Plo Setup - Setup Full EM Extracti	on
RF Module_Assembly [LTE PA in QFN Pkg_JS_lib:Mod File Edit View Project Image: Constraint of the particular straint of the part straint of the particular straint of the pa	dule_Assembly:rfpro [A])	RFPro Setup - Setup Full EM Extraction Image: Setup Full EM Analysis Image: Ambient Conditions - (Temperature=25 °C) Image: Ambient Conditions - (Temperature=25 °C) Image: Frequency Plans Image: Simulator Preset: FEM Simulator: FEM Simulator: FEM Simulator: FEM Simulator: FEM Simulator: FEM Simulator: FEM	on
Image: Second		Image: Section of the section of th	Overrides
Conductors Solid Wireframe Hide		Ignore conductor Automatic	
Dielectrics Solid Wireframe Hide Translucent View: 🗇		Revert	Done
Highlight Nets: 🗾 📕 📕		· · · ·	

+ Export...

Cancel

Module RFPro Simulation Setup



Full EM Analysis Simulation Summary

RF Module_Assembly [LTE PA in QFN Pkg_	_JS_lib:Module_Assembly:rfpro] (RFPro [A])			o ×
File Edit View Tools Help 🖏	Ċ 0			
Project	Simulations			Geometry ®
i⊟ 🔁 LTE PA in QFN Pkg_JS_lib:Mo in 🖓 Nets 🍸	Name	Date Created	Engine Status	Simulations
⊕- C Components Y ⊕- Substrate ⊕- O+ Pins Y	Full EM Analysis	Tue Feb 12 14:37:25 2019	FEM Completed	Parameters Scripting
On Virtual Pins	Summary Log	X Auto-scroll Update	Completed	
⊕ → Materials ⊕ → Bondwire Definitions	Design : C:\Users\jsfri\ADS2019_U1\RFFro\Module\LTE FA in QFN Fkg_J3_wrk\simulation\LTE FA in QFN Fkg_J3_lib\&Module_&Assembly\rfpro\000001\emds_dsn\design FEM Mesher: 2.0.1 Automatic initial target mesh size: 3.33e+01 mm			
	INITIAL MESH			
	nbPoints : 79257 nbTetrahedra : 394257			
	REFINING 			
	1 3.000 GHz 394257 00:07:50.7 00:07:24.0 2357194 12.199 00:07:57.9 00:26:34.2 / Im64 50 1.740e-06 2 3.000 GHz 426644 00:00:52.3 00:00:51.4 2623958 13.703 00:99:22.0 00:30:42.2 0.1477 [->0.0500] Im64 50 1.590e-06 3 .000 GHz 426644 00:00:051.7 00:00:55.9 [294922 15.565 00:99:17.0 00:30:561.1 0.0730 [->0.0500] Im64 55 3.920e-06 4 3.000 GHz 50465 00:00:57.0 00:00:56.1 3273261 17.746 00:10:38.2 00:38:30.1 0.0656 [->0.0500] Im64 45 6.190e-06 5 3.000 GHz 60046 00:01:06.9 00:00:10:06.9 4030236 22.702 00:13:43.3 00:45:39.5 0.0238 [->0.0500] Im64 45 7.200e-06			
Ports	COMPUTING SOLUTION			
Component Models	sample frequency nbUnknowns mem(GB) Elapsed time CPU time solver nbIter normRes			
👾 Run	1 0.000 Hm 3649468 15.477 00:02:16.4 00:06:29.4 LF 2 1.000 GHm 3649468 20.305 00:09:30.5 00:32:09.8 Im64 35 3.000e-06			
Results S-Parameters	3 2.000 GHz 3649468 20.392 00:11:22.0 00:39:04.2 Im64 45 5.160e-06 4 3.000 GHz 3649468 20.392 00:13:06.9 00:43:43.0 reuse			
TDR/TDT	5 2.500 GHz 3649468 20.393 00:11:44.3 00:40:03.3 Im64 45 3.090e-06 6 1.500 GHz 3649468 20.393 00:09:50.2 00:33:22.5 Im64 35 7.210e-06 7 500 00:1 W 0.5649468 7.0 290 0.01.81 16 00:07.42 7 1 = 56.20 4.200_mm6			
Electric Field Magnetic Field	9 500.001 MH = 3649466 20.393 00:06:55.8 00:23:39.9 Inc6 25 5:570=-06 9 1.750 GH = 3649468 20.393 00:11:10.1 00:38:29.0 Inc6 45 2.570=-06			
Current Density	10 1.875 GHz 3649468 20.393 00:10:16.6 00:35:02.9 Im64 40 7.260e-06 11 750.001 MHz 3649468 20.393 00:09:06.4 00:31:12.3 Im64 37 7.850e-06			
🐨 📶 Far Field	12 225.001 MHz 3649465 20.393 00:06:58.1 00:22:50.8 Im64 30 2.2*00="06 13 62.501 MHz 3649465 20.393 00:06:58.1 00:23:50.8 Im64 25 1.350==06 14 875.001 MHz 3649465 20.393 00:09:24.2 00:31:47.9 Im64 35 3.150==06			
Generate Sub Circuit	15 1.250 GHz 3649468 20.393 00:10:17.2 00:35:17.9 Im64 40 1.530e-06 16 1.375 GHz 3649468 20.393 00:09:55.7 00:34:09.6 Im64 35 6.450e-06			
Scripts	FARFIELDS			
۲				
	Computing far-field pattern at 0 Hz Computing far-field pattern at 3 GHz !! WARING : Parfields calculations require the field solutions to be available.			
Conductors Solid Wireframe Hide	No fields are stored for 16 simulated frequencies. To obtain farfields for these frequencies, change the option accordingly, eachle the target of the requestion and results.			
Distriction Colid Windows Hide	enable the reuse option and resimilate. CFU time: 00:00:38.7 Elapsed time: 00:00:34.0 Memory: 1.938 Gbyte			
	Total Elapsed Time = 3:43:23			
	Simulation results can be reusedSimulation Time: 3:44:01.045000			
	Simulation Finished			-
				Idle

Simulation Results





Simulation Results



Simulation Results



KEYSIGHT TECHNOLOGIES

Connecting Different ICs In A FCBGA









🗾 Fraunhofer

Presented at EuMW 2018











L2_TMV

L2_V0B

0 mia

2=OA

20 91- P. RF

31430AX45

12_R0

L2_ROB

Bottom_L2

MMW PATH FROM IC TO PATCH ANTENNA



🗾 Fraunhofer

Presented at EuMW 2018



.

FEED-CIRCUIT-INTEGRATED PATCH ARRAY ANTENNA



🜌 Fraunhofer

Presented at EuMW 2018

Return losses at antennas input



Coupling between antennas



RADIATION PATTERN OF 4×4 PATCH ANTENNA ARRAY



🜌 Fraunhofer

Presented at EuMW 2018



Gain : 9.7 dBi Directivity : 12.4 dBi Radiation Efficiency : 54%





Summary

- PathWave ADS allows to read databases coming from different tools
- The focus is made to swiftly assemble all the pieces
- The EM tools have been simplified to enable circuit, antenna and package designers to perform simulations seamlessly





KEYSIGHT TECHNOLOGIES