

PCI Express RX and LinkEQ Testing

Thorsten Götzelmann

2019 OCT

Keysight Electrical RX Test Solution Planning



CCIX is a trademark of the CCIX Consortium
PCI-SIG, PCI Express and PCIe are registered trademarks of PCI-SIG



Agenda

- [PCI Express Generic](#)
- [Challenge 1 – Which Test Setup Do You Need?](#)
- [Challenge 2 – PCI Express LTSSM](#)
- [Challenge 3 – PCI Express Stress Signal](#)
- [Challenge 4 – PCI Express RX and LinkEQ Tests](#)
- [Challenge 5 – Calibration / Test Complexity and Time](#)
- [Solution Overview](#)
- [Appendix](#)

Agenda

- [PCI Express Generic](#)
- [Challenge 1 – Which Test Setup Do You Need?](#)
- [Challenge 2 – PCI Express LTSSM](#)
- [Challenge 3 – PCI Express Stress Signal](#)
- [Challenge 4 – PCI Express RX and LinkEQ Tests](#)
- [Challenge 5 – Calibration / Test Complexity and Time](#)
- [Solution Overview](#)
- [Appendix](#)

Keysight PCI Express Receiver Test Solutions



- Versatile – tailored solutions for both the computer and server application spaces
- Proven – M8000 BERT Series has been an effective tool for both compliance workshop testing and pathfinding
- Accurate – vast experience in test automation combined with great instruments
- Integration – built-in pattern generator de-emphasis, reference clock multiplier and error detectors equipped with clock recovery and equalization

Differences between PCI Express 3 and PCI Express 4

	PCI Express 3.0/3.1	PCI Express 4.0 rev 0.5	PCI Express 4.0 rev 0.7
added transfer rate	8 GT/s	16 GT/s	
coding	128B/130B		
block alignment & scrambler reset	EIEOS for block alignment		
EIEOS	10 00FF 00FF 00FF 00FF 00FF 00FF 00FF 00FF → 500 MHz	10 00FF 00FF 00FF 00FF 00FF 00FF 00FF 00FF → 1 GHz	10 0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF → 500 MHz
scrambling	control: no (partially), data: always PRBS 2 ²³ -1; scrambler reset through EIEOS		
Adaptable TX link equalization	yes	yes, two step process: first 8G link eq followed by 16G link eq if 8G link eq is successful	
RX tests	stressed jitter test and stressed voltage test		one RX stress test
rSSC for common reference clock	no	no	yes
eye opening after reference RX for stress signal cal	0.3 UI, 25 mV, BER of 10 ⁻¹²		0.3 UI, 15 mV (RX eye spec. is actually 14 mV), BER of 10 ⁻¹²
stress signal adjustment using	RJ, DM-SI and V _{diff}	coarse: ISI fine: DM-SI + SJ or DM-SI + V _{diff}	
CTLE pole 1 frequency	2 GHz	4 GHz	2 GHz
Channel for RX test	No connector required	PCIe 4.0 CEM connector required as part of RX test channel	

Differences between PCI Express 3 and PCI Express 4

RELEVANT CHANGES WITH PCI EXPRESS 4.0 REV 0.5

	PCI Express 3.0/3.1	PCI Express 4.0 rev 0.5	PCI Express 4.0 rev 0.7
added transfer rate	8 GT/s	16 GT/s	
coding	128B/130B		
block alignment & scrambler reset	EIEOS for block alignment		
EIEOS	10 00FF 00FF 00FF 00FF 00FF 00FF 00FF 00FF → 500 MHz	10 00FF 00FF 00FF 00FF 00FF 00FF 00FF 00FF → 1 GHz	10 0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF → 500 MHz
scrambling	Link EQ gets more important PRBS 2 ²³ -1; scrambler reset through EIEOS		
Adaptable TX link equalization	yes	yes, two step process: first 8G link eq followed by 16G link eq if 8G link eq is successful	
RX tests	stressed jitter test and stressed voltage test	one RX stress test	
rSSC for common reference clock	no	no	yes
eye opening after reference RX for stress signal cal	Different cal procedure mV (RX eye spec. is actually 14 mV), BER of 10 ⁻¹²		
stress signal adjustment using	RJ, DM-SI and V _{diff}	coarse: ISI fine: DM-SI + SJ or DM-SI + V _{diff}	
Reference CTLE changes: pole 1 frequency → affects RX cal	Special cal channel fixture required		2 GHz
Channel for RX test	No connector required	PCIe 4.0 CEM connector required as part of RX test channel	

Differences between PCI Express 3 and PCI Express 4

RELEVANT CHANGES FROM PCI EXPRESS 4.0 REV 0.5 TO PCI EXPRESS 4.0 REV 0.7

	PCI Express 3.0/3.1	PCI Express 4.0 rev 0.5	PCI Express 4.0 rev 0.7
added transfer rate	8 GT/s	16 GT/s	
coding	1000000000	1000000000	
block alignment & scrambler reset	EIEOS for block alignment	EIEOS for block alignment	
EIEOS	10 00FF 00FF 00FF 00FF 00FF 00FF 00FF 00FF → 500 MHz	10 00FF 00FF 00FF 00FF 00FF 00FF 00FF 00FF → 1 GHz	10 0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF → 500 MHz
scrambling	control: no (partially), data: always PPRS 223.1: scrambler reset through EIEOS	control: no (partially), data: always PPRS 223.1: scrambler reset through EIEOS	
Adaptable TX link	A new type of impairment. Amplitude is significantly higher compared to PCIe 2.0	yes, two step process: first 8G link eq followed by 16G link eq if 8G link eq is successful	
RX tests	stressed jitter test and stressed voltage test	one RX stress test	
rSSC for common reference clock	no	no	yes
eye opening after reference RX for stress signal cal	0.3 UI, 25 mV, BER of 10 ⁻¹²	0.3 UI, 15 mV (RX eye spec. is actually 14 mV), BER of 10 ⁻¹²	
stress signal adjustment using	RJ, DM-SI and V _{diff}	coarse: ISI fine: DM-SI + SJ or DM-SI + V _{diff}	
Channel for RX test	No connector required	PCIe 4.0 CEM connector required as part of RX test channel	

Differences between PCI Express 4 and PCI Express 5

	PCI Express 3.0/3.1	PCI Express 4.0	PCI Express 5.0 rev 0.9
added transfer rate	8 GT/s	16 GT/s	32 GT/s
Coding for added transfer rate	128B/130B		
block alignment & scrambler reset for added transfer rate	EIEOS for block alignment		
EIEOS for added transfer rate	10 00FF 00FF 00FF 00FF 00FF 00FF 00FF 00FF → 500 MHz	10 0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF → 500 MHz	10 0000 0000 FFFF FFFF 0000 0000 FFFF FFFF 10 0000 0000 FFFF FFFF 0000 0000 FFFF FFFF → 500 MHz, but EIEOS @ 32 GT/s is now 2 blocks
Scrambling for added transfer rate	control: no (partially), data: always PRBS 2 ²³ -1; scrambler reset through EIEOS		
Precoder for added transfer rate	no	no	Yes, but can be deactivated upon request from RX
Adaptable TX link equalization for added transfer rate	yes	yes, two step process: first 8G link eq followed by 16G link eq if 8G link eq is successful	yes, three step process: 8G, if successful try 16G, if successful try 32G. Optional bypass modes are available
RX tests	stressed jitter test and stressed voltage test. Different SJ masks for CC and IR	one RX stress test. But different SJ masks for CC and IR	One RX test same swept SJ masks applied for CC and IR plus additional 33kHz spur. Amplitude of spur differs between CC and IR. Swept SJ mask is different for 16G and 32G
rSSC for common reference clock	no	yes	no
eye opening after reference RX for stress signal cal	0.3 UI, 25 mV, BER of 10 ⁻¹²	0.3 UI, 15 mV (RX eye spec. is actually 14 mV), BER of 10 ⁻¹²	
stress signal adjustment using	RJ, DM-SI and V _{diff}	coarse: ISI fine: DM-SI + SJ + V _{diff}	ISI + DM-SI + SJ + V _{diff} Preference on combination with higher channel loss

Agenda

- [PCI Express Generic](#)
- [Challenge 1 – Which Test Setup Do You Need?](#)
- [Challenge 2 – PCI Express LTSSM](#)
- [Challenge 3 – PCI Express Stress Signal](#)
- [Challenge 4 – PCI Express RX and LinkEQ Tests](#)
- [Challenge 5 – Calibration / Test Complexity and Time](#)
- [Solution Overview](#)
- [Appendix](#)

PCI Express

SPECIFICATION FRAMEWORK



Base Specification

- Contains all the system knowledge
- Can directly be applied to Chip Test

Form Factor Specifications

- Card Electromechanical (CEM) Spec
 - Applies to Add-In Cards and Mother Boards
 - Mitigates card manufacturer's need to study the base specification
 - Increases reproducibility through PCI-SIG supplied test tools CBB and CLB (compliance base and load board)
- U.2 Specification
- M.2 Specification
- ...

Phy Test Specification

- Defines compliance tests of form factor spec in detail
- Different PHY Test Specifications for each form factor

PCI Express

WHICH TEST SETUP DO YOU NEED?

To answer this question we need additional information:

- What is your device under test (DUT)?
 - The answer to this question will help narrow down the specification type from the PCI Express specification framework which needs to be considered. Possible answers are
 - ASIC
 - A CEM DUT: System / mainboard or an add-in card
 - An U.2 DUT: An U.2 host or an U.2 device, e.g. a SSD
 - An M.2 DUT: An M.2 host or an M.2 device, e.g. a SSD
 - A RX in an embedded PCI Express application
 - Or something else
- What are the transfer rates you wish to test?
 - 32 GT/s
 - 16 GT/s
 - 8 GT/s
 - 5 GT/s
 - 2.5 GT/s

- According to which PCI Express Specification revisions do you want to test?
 - 5.0
 - 4.0
 - 3.1 / 3.0
 - 2.0
 - 1.1
 - 1.0

The answers to above questions help to decide on the best PCI Express RX and LinkEQ test solution for you.

PCI Express

LOOKUP SPECIFICATION TYPE

Device Type	32 GT/s	16 GT/s	8 GT/s	5 GT/s	2.5 GT/s
ASIC	Base Specification	Base Specification	Base Specification	Base Specification	Base Specification
CEM	PHY Architecture Test Specification for CEM	PHY Architecture Test Specification for CEM	PHY Architecture Test Specification for CEM	(CEM Specification)	(CEM Specification)
U.2	n/a	n/a	PHY Architecture Test Specification for U.2	n/a	n/a
M.2	n/a	n/a	PHY Architecture Test Specification for M.2	n/a	n/a
Other	Base Specification	Base Specification	Base Specification	Base Specification	Base Specification


2019/04/09

Agenda

- PCI Express Generic
- Challenge 1 – Which Test Setup Do You Need?
- Challenge 2 – PCI Express LTSSM
- Challenge 3 – PCI Express Stress Signal
- Challenge 4 – PCI Express RX and LinkEQ Tests
- Challenge 5 – Calibration / Test Complexity and Time
- Solution Overview
- Appendix

Dynamic Link Equalization Handshake 8 GT/s

THE FOUR PHASES OF THE LINK EQUALIZATION PROTOCOL



Phase 0:

- 2.5 Gb/s
- Downstream port tells upstream port which initial preset to use after the speed change will have been done.

Phase 1:

- 8 Gb/s
- Link partners settle on 8 GT/s speed.
- Exchange FS/LF values.

Phase 2:

- 8 Gb/s
- Add-in Card sets up the de-emphasis of the System Board's transmitter.


Phase 3:

- 8 Gb/s
- System Board sets up the de-emphasis of the Add-in Card's transmitter.

PV Preset Value
 EC Equalization Control
 Server Technologies RX Test

Dynamic Link Equalization Handshake 16 GT/s

THE FOUR PHASES OF THE LINK EQUALIZATION PROTOCOL



Phase 0:

- 2.5 Gb/s
- Downstream port tells upstream port which initial preset to use after the speed change will have been done.

Phase 1:

- 8 Gb/s
- Link partners settle on 8 GT/s speed.
- Exchange FS/LF values.

Phase 2:

- 8 Gb/s
- Add-in Card sets up the de-emphasis of the System Board's transmitter.

Phase 3:

- 8 Gb/s
- System Board sets up the de-emphasis of the Add-in Card's transmitter.

IF SUCCESSFUL

Phase 0:

- 8 Gb/s
- Downstream port tells upstream port which initial preset to use after the speed change will have been done.

Phase 1:

- 16 Gb/s
- Link partners settle on 16 GT/s speed.
- Exchange FS/LF values.

Phase 2:


- 16 Gb/s
- Add-in Card sets up the de-emphasis of the System Board's transmitter.

Phase 3:

- 16 Gb/s
- System Board sets up the de-emphasis of the Add-in Card's transmitter.

Dynamic Link Equalization Handshake 32 GT/s

THE FOUR PHASES OF THE LINK EQUALIZATION PROTOCOL



Phase 0:

- 2.5 Gb/s
- Downstream port tells upstream port which initial preset to use after the speed change will have been done.

Phase 1:

- 8 Gb/s
- Link partners settle on 8 GT/s speed.
- Exchange FS/LF values.

Phase 2:

- 8 Gb/s
- Add-in Card sets up the de-emphasis of the System Board's transmitter.

Phase 3:

- 8 Gb/s
- System Board sets up the de-emphasis of the Add-in Card's transmitter.

IF SUCCESSFUL

Phase 0:

- 8 Gb/s
- Downstream port tells upstream port which initial preset to use after the speed change will have been done.

Phase 1:

- 16 Gb/s
- Link partners settle on 16 GT/s speed.
- Exchange FS/LF values.

Phase 2:

- 16 Gb/s
- Add-in Card sets up the de-emphasis of the System Board's transmitter.

Phase 3:

- 16 Gb/s
- System Board sets up the de-emphasis of the Add-in Card's transmitter.

IF SUCCESSFUL

Phase 0:

- 16 Gb/s
- Downstream port tells upstream port which initial preset to use after the speed change will have been done.

Phase 1:

- 32 Gb/s
- Link partners settle on 16 GT/s speed.
- Exchange FS/LF values.

Phase 2:

- 32 Gb/s
- Add-in Card sets up the de-emphasis of the System Board's transmitter.

Phase 3:

- 32 Gb/s
- System Board sets up the de-emphasis of the Add-in Card's transmitter.

PV Preset Value
EC Equalization Control

M8000 Setup – PCI Express

LTSSM LOG – EXAMPLE FOR END POINT – TIMING OF LTSSM STEPS – 16 GT/S

Link Training Logging for M1.DataOut1 at 11/09/2018 13:42:59

State	Execution Time	Transfer Rate
Detect.Active	1,04864 ms	2.5 GT/s
Polling.Active	2,097184 ms	2.5 GT/s
Polling.Configuration	1,36 us	2.5 GT/s
Configuration.Linkwidth.Start	2,192 us	2.5 GT/s
Configuration.Linkwidth.Accept	256 ns	2.5 GT/s
Configuration.Lanenum.Wait	2,208 us	2.5 GT/s
Configuration.Lanenum.Accept	544 ns	2.5 GT/s
Configuration.Complete	3,296 us	2.5 GT/s
Configuration.Idle	240 ns	2.5 GT/s
L0	224 ns	2.5 GT/s
Recovery.RcvrLock	2,8 us	2.5 GT/s
Recovery.RcvrCfg	2,512 us	2.5 GT/s
Recovery.Speed	10,608 us	2.5 GT/s
Recovery.RcvrLock	448 ns	8.0 GT/s
Recovery.Equalization.Phase1	131,328 us	8.0 GT/s
Recovery.Equalization.Phase2	14,578208 ms	8.0 GT/s
Recovery.Equalization.Phase3	1,12 us	8.0 GT/s
Recovery.RcvrLock	1,84 us	8.0 GT/s
Recovery.RcvrCfg	640 ns	8.0 GT/s
Recovery.Idle	1,328 us	8.0 GT/s
L0	224 ns	8.0 GT/s
Recovery.RcvrLock	1,936 us	8.0 GT/s
Recovery.RcvrCfg	800 ns	8.0 GT/s
Recovery.Speed	9,248 us	8.0 GT/s
Recovery.RcvrLock	448 ns	16.0 GT/s
Recovery.Equalization.Phase1	141,568 us	16.0 GT/s
Recovery.Equalization.Phase2	6,850304 ms	16.0 GT/s
Recovery.Equalization.Phase3	1,408 us	16.0 GT/s
Recovery.RcvrLock	288 ns	16.0 GT/s
Recovery.RcvrCfg	1,424 us	16.0 GT/s
Recovery.Idle	112 ns	16.0 GT/s
Loopback.Entry	2,144 us	16.0 GT/s
Loopback.Active	-	16.0 GT/s

M8000 Setup – PCI Express


LTSSM LOG – EXAMPLE FOR END POINT – CHANGE REQUESTS TO BERT

BERT Tx Equalization

Accept	Speed	Preset	PreCursor	MainCursor	PostCursor	FullSwing	LowFrequency
True	Gen3	P8	-	-	-	24	8
True	Gen3	P0	-	-	-	24	8
True	Gen3	P1	-	-	-	24	8
True	Gen3	P2	-	-	-	24	8
True	Gen3	P3	-	-	-	24	8
True	Gen3	P4	-	-	-	24	8
True	Gen3	P5	-	-	-	24	8
True	Gen3	P6	-	-	-	24	8
True	Gen3	P7	-	-	-	24	8
True	Gen3	P8	-	-	-	24	8
True	Gen3	P9	-	-	-	24	8
False	Gen3	10	-	-	-	24	8
True	Gen3	P6	-	-	-	24	8
True	Gen3	P8	-	-	-	24	8
True	Gen4	P7	-	-	-	24	8
True	Gen4	P0	-	-	-	24	8
True	Gen4	P1	-	-	-	24	8
True	Gen4	P2	-	-	-	24	8
True	Gen4	P3	-	-	-	24	8
True	Gen4	P4	-	-	-	24	8
True	Gen4	P5	-	-	-	24	8
True	Gen4	P6	-	-	-	24	8
True	Gen4	P7	-	-	-	24	8
True	Gen4	P8	-	-	-	24	8
True	Gen4	P9	-	-	-	24	8
False	Gen4	10	-	-	-	24	8
True	Gen4	P9	-	-	-	24	8

M8040A

PCI EXPRESS 5 32G LTSSM – ENDPOINT – REAL DATA, NO FAKE!




M8040A

PCI EXPRESS 5 32G LTSSM – ENDPOINT – REAL DATA, NO FAKE!


BERT Tx Equalization

Accept	Speed	Preset	PreCursor	MainCursor	PostCursor	FullSwing	LowFrequency
True	Gen3	P5	-	-	-	24	8
True	Gen3	P7	-	-	-	24	8
True	Gen3	P8	-	-	-	24	8
True	Gen3	P0	-	-	-	24	8
True	Gen3	P3	-	-	-	24	8
True	Gen3	-	3	18	3	24	8
True	Gen4	P7	-	-	-	24	8
True	Gen4	P8	-	-	-	24	8
True	Gen4	P0	-	-	-	24	8
True	Gen4	-	3	18	3	24	8
True	Gen4	-	3	18	0	24	8
True	Gen4	P6	-	-	-	24	8
True	Gen5	P5	-	-	-	24	8
True	Gen5	P7	-	-	-	24	8
True	Gen5	P4	-	-	-	24	8
True	Gen5	P8	-	-	-	24	8
True	Gen5	P0	-	-	-	24	8
True	Gen5	-	2	17	5	24	8

M8040 Setup – PCI Express / CCIX – SKP OS Filtering



- The PHY Protocol settings defines the protocol applied for SKP OS filtering. Possible choices are
 - PCIe2 – PCI Express 2.0 5 GT/s SKP OS
 - PCIe3 – PCI Express 3.0 8 GT/s SKP OS & EIEOS definition
 - PCIe4 – PCI Express 4.0 16 GT/s SKP OS & EIEOS definition
 - PCIe5 – PCI Express 5.0 32 GT/s SKP OS & EIEOS definition
 - CCIX – CCIX 20 GT/s / 25 GT/s SKP OS & EIEOS definition



- The test pattern used must be generator in two versions
 - The pattern used for the pattern generator must have the required SKP OS embedded
 - The pattern used as expected pattern for the error detector must not have any SKP OS embedded. The error detector will remove all detected SKP OS from the received data stream and will compare the such filtered incoming pattern against the expected pattern
- The M8000 factory pattern library contains respective modified compliance test patterns for pattern generator and error detector for above PHY protocol selections for CC and IR clocking modes

M8040 Setup – PCI Express LTSSM – 32 GT/s


Link Training PCIe :		
DUT	System Board	<input checked="" type="checkbox"/>
Clock Architecture	Common	<input type="checkbox"/>
Loopback through	L0-Recovery	<input type="checkbox"/>
Trigger State	Recovery Equalization Phase	<input type="checkbox"/>
Lane	0	<input type="checkbox"/>
Link	0	<input type="checkbox"/>
Compliance Receive Bit	Deasserted	<input type="checkbox"/>
Link Equalization	Full	<input checked="" type="checkbox"/>
Start Preset Gen 3	P5	<input checked="" type="checkbox"/>
DUT Preset Hint Gen 3	Reserved	<input type="checkbox"/>
DUT Initial Preset Gen 3	P5	<input checked="" type="checkbox"/>
DUT Target Preset Gen 3	P5	<input checked="" type="checkbox"/>
Select Start Preset Gen 4	LTSSM Defined	<input checked="" type="checkbox"/>
Start Preset Gen 4	P5	<input checked="" type="checkbox"/>
DUT Initial Preset Gen 4	P5	<input checked="" type="checkbox"/>
DUT Target Preset Gen 4	P5	<input checked="" type="checkbox"/>
Select Start Preset Gen 5	LTSSM Defined	<input checked="" type="checkbox"/>
Start Preset Gen 5	P5	<input checked="" type="checkbox"/>
DUT Initial Preset Gen 5	P5	<input checked="" type="checkbox"/>
DUT Target Preset Gen 5	P5	<input checked="" type="checkbox"/>
Pre-Cursor	0	<input type="checkbox"/>
Main Cursor	0	<input type="checkbox"/>
Post-Cursor	0	<input type="checkbox"/>
Speed Change Control	DUT	<input type="checkbox"/>

Sequence Settings	
Instrument Configuration	
Symbol Width	1
Replicate	Copy
Sequence Configuration	
Sequence	Generator
Name	Generator
Locations	M1.DataOut1 ...
PHY Protocol	PCIe5 <input checked="" type="checkbox"/>

- PHY Protocol needs to be set to PCIe5
- Select DUT type
 - Any endpoint device → Add In Card
 - Any root complex device → System Board
- Two sets of phase 0 through phase 3 parameter
 - 2.5 GT/s to 8 GT/s
 - DUT Target Preset can be presets only
 - 8 GT/s to 16 GT/s
 - DUT Target Preset 4 can be presets or coefficients
- Select Start Preset Gen 4 / Gen 5
 - User Defined
 - User can define the preset which is used for 16 GT/s / 32 GT/s phase 1
 - LTSSM Defined
 - Result of 8 GT/s / 16 GT/s TxEQ negotiation is used for 16 GT/s / 32 GT/s phase 1
- Speed Change Control:
 - While the root complex usually is responsible for initiating the speed change, most root complex today need the RX test equipment to take control of the speed change.
- Speed bypass modes of PCI Express 5 are not supported

Link Training PCIe :		
DUT	Add In Card	<input type="checkbox"/>
Clock Architecture	Common	<input type="checkbox"/>
Loopback through	L0-Recovery	<input type="checkbox"/>
Trigger State	Recovery Equalization Phase	<input type="checkbox"/>
Lane	0	<input type="checkbox"/>
Link	0	<input type="checkbox"/>
Compliance Receive Bit	Deasserted	<input type="checkbox"/>
Link Equalization	Full	<input checked="" type="checkbox"/>
Start Preset Gen 3	P5	<input checked="" type="checkbox"/>
DUT Preset Hint Gen 3	Reserved	<input type="checkbox"/>
DUT Initial Preset Gen 3	P5	<input checked="" type="checkbox"/>
DUT Target Preset Gen 3	P5	<input checked="" type="checkbox"/>
Select Start Preset Gen 4	LTSSM Defined	<input checked="" type="checkbox"/>
Start Preset Gen 4	P5	<input checked="" type="checkbox"/>
DUT Initial Preset Gen 4	P5	<input checked="" type="checkbox"/>
DUT Target Preset Gen 4	P5	<input checked="" type="checkbox"/>
Select Start Preset Gen 5	LTSSM Defined	<input checked="" type="checkbox"/>
Start Preset Gen 5	P5	<input checked="" type="checkbox"/>
DUT Initial Preset Gen 5	P5	<input checked="" type="checkbox"/>
DUT Target Preset Gen 5	P5	<input checked="" type="checkbox"/>
Pre-Cursor	0	<input type="checkbox"/>
Main Cursor	0	<input type="checkbox"/>
Post-Cursor	0	<input type="checkbox"/>
Speed Change Control	DUT	<input type="checkbox"/>

M8040A Setup – PCI Express LTSSM – LTSSM Trigger



- Extended selection of LTSSM states for trigger signal enable debug in addition to TX link eq tests 1)
- Phase 2 and Phase 3 presets are required for Link EQ tests
- Additional presets can be used to debug training issues by triggering scope captures of respective LTSSM state

M8040A Setup – PCI Express LTSSM – Sequence

The screenshot displays the Keysight Testbench software interface for configuring a test sequence. The interface is divided into three main sections:

- Locations: M1.DataOut1:** Contains four blocks:
 - 1 . LinkTrainingDown (Bits: 1024)
 - 2 . Idle (Bits: 1024)
 - 3 . LinkTrainingUp (Bits: 1024)
 - 4 . TestPatternPG (Bits: 8686600)
- Locations: M2.DataIn:** Contains two blocks:
 - 1 . Wait (Bits: 1024)
 - 2 . TestPatternED (Bits: 8652800)
- Sequence Settings (Block 1):** Provides configuration for the selected block:
 - Block Data:**
 - Name: LinkTrainingDown
 - Length: 1024
 - Block Type: Link Training
 - Direction: Down
 - Block Settings:**
 - Enabled: On
 - Error Insertion: On
 - Trigger: None
 - Block Branches:**
 - Enabled: On
 - Source: Detect State - Link Training
 - Event: High
 - Go To Block: Idle

J-BERT M8020A Setup – PCI Express – SKP OS Filtering

EIEOS for 8 GT/s




EIEOS for 16 GT/s



Modified Compliance Pattern



Sequence / Coding Configuration



- Memory granularity fits to 128b/130b Coding
- Scrambling and descrambling in HW allows best use of memory
- ED uses EIEOS for block synchronization and descrambler reset
- ED filters SKP OS


J-BERT M8020A Setup – PCI Express LTSSM – 16 GT/s

Sequence Settings	
128b/130b Coding Configuration :	
Scrambler Reset Value	1949628 <input type="checkbox"/>
EIEOS	PCIe4 <input checked="" type="checkbox"/>
Link Training PCIe :	
Generation	PCIe Gen 4 <input checked="" type="checkbox"/>
DUT	Add In Card <input type="checkbox"/>
Trigger State	Recovery Equalization <input type="checkbox"/>
Lane	0 <input type="checkbox"/>
Link	0 <input type="checkbox"/>
Link Equalization	Full <input checked="" type="checkbox"/>
Start Preset	P7 <input checked="" type="checkbox"/>
DUT Preset Hint	Reserved <input type="checkbox"/>
DUT Initial Preset	P7 <input checked="" type="checkbox"/>
DUT Target Preset	P0 <input checked="" type="checkbox"/>
Select Start Preset Gen 4	User Defined <input type="checkbox"/>
Start Preset Gen 4	P4 <input type="checkbox"/>
DUT Initial Preset Gen 4	P0 <input type="checkbox"/>
DUT Target Preset Gen 4	Cursor <input checked="" type="checkbox"/>
Pre-Cursor	2 <input type="checkbox"/>
Main Cursor	36 <input type="checkbox"/>
Post-Cursor	4 <input type="checkbox"/>
Speed Change Control	DUT <input type="checkbox"/>

- EIEOS needs to be set to PCIe3 for PCI Express Base Specification 4.0 rev 0.5. But for PCI Express Base Specification 4.0 rev 0.7 and higher it needs to be set PCIe4!
- Generation needs to be set to PCIe Gen 4
- Select DUT type
 - Any endpoint device → Add In Car
 - Any root complex device → System Board
- Two sets of phase 0 through phase 3 parameter
 - 2.5GT/s to 8GT/s
 - DUT Target Preset can be presets only
 - 8GT/s to 16GT/s
 - DUT Target Preset 4 can be presets or coefficients
- Speed Change Control:
 - While the root complex usually is responsible for initiating the speed change, most root complex today need the RX test equipment to take control of the speed change.

Sequence Settings	
128b/130b Coding Configuration :	
Scrambler Reset Value	1949628 <input type="checkbox"/>
EIEOS	PCIe4 <input checked="" type="checkbox"/>
Link Training PCIe :	
Generation	PCIe Gen 4 <input checked="" type="checkbox"/>
DUT	System Board <input checked="" type="checkbox"/>
Trigger State	Recovery Equalization <input checked="" type="checkbox"/>
Lane	0 <input type="checkbox"/>
Link	0 <input type="checkbox"/>
Link Equalization	Full <input checked="" type="checkbox"/>
Start Preset	P7 <input checked="" type="checkbox"/>
DUT Preset Hint	Reserved <input type="checkbox"/>
DUT Initial Preset	P7 <input checked="" type="checkbox"/>
DUT Target Preset	P0 <input checked="" type="checkbox"/>
Select Start Preset Gen 4	User Defined <input type="checkbox"/>
Start Preset Gen 4	P4 <input type="checkbox"/>
DUT Initial Preset Gen 4	P0 <input type="checkbox"/>
DUT Target Preset Gen 4	Cursor <input checked="" type="checkbox"/>
Pre-Cursor	2 <input type="checkbox"/>
Main Cursor	36 <input type="checkbox"/>
Post-Cursor	4 <input type="checkbox"/>
Speed Change Control	BERT <input checked="" type="checkbox"/>

J-BERT M8020A Setup – PCI Express – LTSSM Trigger



- Extended selection of LTSSM states for trigger signal enable debug in addition to TX link eq tests 1)
- Phase 2 and Phase 3 presets are required for Link EQ tests
- Additional presets can be used to debug training issues by triggering scope captures of respective LTSSM state

M8020A Setup – PCI Express LTSSM – Sequence

Locations: M1.DataOut1

- 1 . LinkTrainingDown Bits: 130
Link Training Down Copy if
- 2 . Wait Bits: 130
current:idle 130 Bits Copy if
- 3 . LinkTrainingUp Bits: 130
Link Training Up Copy if
- 4 . Bits: 260
eieosDataPattern 260 Bits Copy if
- 5 . Bits: 130
dataPattern 130 Bits Copy if
- 6 . Bits: 390
skposDataPattern 390 Bits Copy if
- 7 . Bits: 130
dataPattern 130 Bits Copy if

Locations: M1.DataIn1

- 1 . Wait Bits: 130
current:idle 130 Bits Copy if
- 2 . Sync Bits: 260
eieosDataPattern 260 Bits Copy
- 3 . Bits: 130
dataPattern 130 Bits Copy
- 4 . Bits: 390
skposDataPattern 390 Bits Copy
- 5 . Bits: 130
dataPattern 130 Bits Copy
- 6 . Bits: 260
eieosDataPattern 260 Bits Copy
- 7 . Bits: 130
dataPattern 130 Bits Copy
- 8 . Bits: 390
skposDataPattern 390 Bits Copy

Sequence Settings

No controls added for this sequence.

Add Control

PgSequence : Block 1

Block Data

Name	LinkTrainingDown
Length	130
Block Type	Link Training
Direction	Down

Select Location Specific Patterns Clear

Block Settings

Enabled	On
Error Insertion	On
Trigger	None

Block Branches

Enabled	On
Source	Detect State - Link Training
Event	High
Go To Block	Next Block

Add Branch


Block Controls

Agenda

- PCI Express Generic
- Challenge 1 – Which Test Setup Do You Need?
- Challenge 2 – PCI Express LTSSM
- Challenge 3 – PCI Express Stress Signal
- Challenge 4 – PCI Express RX and LinkEQ Tests
- Challenge 5 – Calibration / Test Complexity and Time
- Solution Overview
- Appendix

PCI Express 4.0 – Base Specification


RX STRESS SIGNAL CALIBRATION SETUP FOR 8 GT/s



- In case SIGTEST is used the RX reference package model embedding is not done on the oscilloscope but by SIGTEST. This applies to 8 GT/s only

PCI Express 4.0 – Base Specification


RX STRESS SIGNAL CALIBRATION SETUP FOR 16 GT/s & 32 GT/s



- For 16 GT/s and 32 GT/s RJ is no longer used as a primary adjustment parameter to achieve target EH / EW.
- Instead the channel itself is manipulated for a coarse adjustment and the fine tuning is achieved by manipulating SJ and DM-SI
- The intention was to achieve a more realistic stress signal
- RX reference package model embedding is no longer done in SIGTEST for 16 GT/s and 32 GT/s but on the scope itself

PCI Express 5.0 – Base Specification

CALIBRATION STEPS 32 GT/s RX STRESS SIGNAL



TP3 Calibration Steps

- Launch voltage, preshoot and de-emphasis
- RJ
 - using EZJIT
- SJ
 - using EZJIT


TP2P Calibration Steps

- Insertion loss calibration
 - VNA
- Initial optimal preset selection
 - using SEASIM
- Test channel loss selection
 - using SEASIM
- DM-SI calibration for selected channel
- CM-SI calibration for selected channel
- Final optimal preset selection
 - using SEASIM
- Compliance eye calibration
 - using SEASIM

PCI Express 5.0 32 GT/s – M8040A



BASE SPECIFICATION – TP3 CALIBRATION SETUP



TP3 Calibration Steps

- Launch voltage, preshoot and de-emphasis
- RJ
 - using EZJIT
- SJ
 - using EZJIT

Connection

- BERT Data Output → Power Couplers → DC Blocks → high quality matched pair 2.4 mm cables → scope
- Comment: The actual cabling after the DC blocks and the scope is dependent on the connectors used for the ISI traces


Scope BW

- At least 50 GHz of scope BW are required

PCI Express 5.0 – Base Specification





CALIBRATION 32 GT/s RX STRESS SIGNAL – TP3 CALIBRATION SETTINGS



Parameter	Min	Max	Unit	Oscilloscope Settings	
				Q-Series / Z-Series	UXR
Launch Amplitude 800 mV	796	804	mV _{pp}	BW: 50 GHz M8040A Sampling rate: 160 GSa/s Memory depth: 4.096 kpts Averaging: 128	BW: 50 GHz M8040A Sampling rate: 256 GSa/s Memory depth: 6.554 kpts Averaging: 256
Launch Amplitude 720 mV	716	724	mV _{pp}		
Preshoot and de-emphasis for P0 through P9 P5 and P6 are the only presets used for the calibration of the stress signal				BW: 50 GHz M8040A Sampling rate: 160 GSa/s Memory depth: 4.096 kpts Averaging: 128	BW: 50 GHz M8040A Sampling rate: 256 GSa/s Memory depth: 6.554 kpts Averaging: 256
RJ	0.5	0.6	ps _{rms}	BW: 33 GHz Sampling rate: 160 GSa/s Memory depth: 10 Mpts Averaging: off	BW: 33 GHz Sampling rate: 256 GSa/s Memory depth: 16 Mpts Averaging: off
SJ @ 100 MHz 1 ps	0.8	1.0	ps _{pp}	BW: 33 GHz Sampling rate: 160 GSa/s Memory depth: 10 Mpts Averaging: off	BW: 33 GHz Sampling rate: 256 GSa/s Memory depth: 16 Mpts Averaging: off
SJ @ 100 MHz 5 ps	5.0	5.5	ps _{pp}		

PCI Express 5.0 32 GT/s – M8040A


BASE SPECIFICATION TP2P CALIBRATION SETUP



PCI Express 5.0 – Base Specification



CALIBRATION 32 GT/s RX STRESS SIGNAL – TP2P CALIBRATION SETTINGS




Parameter	Min	Max	Unit	Oscilloscope Settings	
				X-Series / Q-Series V-Series / Z-Series	UXR
Insertion Loss @ 16 GHz	-37	-34	dB	VNA measurements; root and end point reference package models need to be taken into account	
DM-SI @ 2.1 GHz 25 mV	28	30	mV _{pp}	BW: 5 GHz Sampling rate: 160 GSa/s Memory depth: 2 Mpts Averaging: off Reference package model embedding required	BW: 5 GHz Sampling rate: ? GSa/s Memory depth: ? Mpts Averaging: off Reference package model embedding required
DM-SI @ 2.1 GHz 14 mV	8	10	mV _{pp}	BW: 5 GHz Sampling rate: 160 GSa/s Memory depth: 2 Mpts Averaging: off Reference package model embedding required	BW: 5 GHz Sampling rate: ? GSa/s Memory depth: ? kpts Averaging: off Reference package model embedding required
CM-SI @ 120 MHz	148	150	mV _{pp}	BW: 5 GHz Sampling rate: 160 GSa/s Memory depth: 2 Mpts Averaging: off Reference package model embedding required	BW: 5 GHz Sampling rate: ? GSa/s Memory depth: ? kpts Averaging: off Reference package model embedding required
TxEQ Preset selection	Largest eye height * eye width		mVps	BW: 33 GHz Sampling rate: 160 GSa/s Memory depth: 2.05 kpts Averaging: 1024 Reference package model embedding required	BW: 33 GHz Sampling rate: 256 GSa/s Memory depth: 3.278 kpts Averaging: 1024 Reference package model embedding required
V_{RX-EH-8G} Eye Height	AIC & System: 13.5 to 15.5		mV	BW: 33 GHz Sampling rate: 160 GSa/s Memory depth: 2.05 kpts Averaging: 1024 Reference package model embedding required	BW: 33 GHz Sampling rate: 256 GSa/s Memory depth: 3.278 kpts Averaging: 1024 Reference package model embedding required
T_{RX-EW-8G} Eye Width	AIC & System: 18.25 to 19.25		ps	BW: 33 GHz Sampling rate: 160 GSa/s Memory depth: 2.05 kpts Averaging: 1024 Reference package model embedding required	BW: 33 GHz Sampling rate: 256 GSa/s Memory depth: 3.278 kpts Averaging: 1024 Reference package model embedding required

PCI Express 5.0 – Base Specification



CALIBRATION 32 GT/s RX STRESS SIGNAL – COMPLIANCE EYE VERIFICATION




Compliance Eye Verification

- Calibration at TP2P
- Checks if stress impairment set of current calibration leads to EH / EW with target tolerance
- EH / EW Target
 - $13.5 \text{ mV} \leq \text{EH} \leq 15.5 \text{ mV}$
 - $8.88 \text{ ps} \leq \text{EW} \leq 9.88 \text{ ps}$
- SEASIM is used to measure EH and EW based on waveform captures
- RX reference package model is embedded on the scope



PCI Express 4.0 – PHY Test Specification

CALIBRATION STEPS 16 GT/s RX STRESS SIGNAL



TP3 Calibration Steps

- Launch voltage, preshoot and de-emphasis
- RJ
 - using SIGTEST
- SJ
 - using SIGTEST
- Unit interval measurement
- UI is provided to SIGTEST for TP2P waveform post processing

TP2P Calibration Steps

- Insertion loss calibration
 - VNA or SEASIM
- DM-SI calibration
 - @ 28 dB channel loss
- CM-SI calibration
 - @ 28 dB channel loss
- Initial optimal preset selection
 - using SIGTEST
- Test channel loss selection
 - using SIGTEST
- Final optimal preset selection
 - using SIGTEST
- Compliance eye calibration
 - using SIGTEST

PCI Express 4.0 16 GT/s – M8020A



PHY TEST SPECIFICATION – TP3 CALIBRATION SETUP



TP3 Calibration Steps

- Launch voltage, preshoot and de-emphasis
- RJ
 - using SIGTEST
- SJ
 - using SIGTEST
- Unit interval measurement
- UI is provided to SIGTEST for TP2P waveform post processing

Connection

- BERT Data Output → DC Blocks → high quality matched pair 2.92 mm cables → scope
- The short 2.92 mm to SMP cables are considered part of the channel TP3 → TP2P


Scope BW

- At least 25 GHz of scope BW are required

PCI Express 4.0 – PHY Test Specification





CALIBRATION 16 GT/s RX STRESS SIGNAL – TP3 CALIBRATION SETTINGS



Parameter	Min	Max	Unit	SigTest		Oscilloscope Settings	
				Technology	Template	X-Series / Q-Series V-Series / Z-Series	UXR
Launch Amplitude 800 mV	796	804	mV _{pp}	N/A	N/A	BW: 25 GHz M8020A 50 GHz M8040A w/o TTC Sampling rate: 80 / 160 GSa/s Memory depth: 2048 / 4096 pts Averaging: 128 Low pass filter 30 GHz	BW: 25 GHz M8020A 50 GHz M8040A w/o TTC Sampling rate: 128 GSa/s Memory depth: 3277 pts Averaging: 256 Low pass filter 30 GHz
Launch Amplitude 720 mV	716	724	mV _{pp}	N/A	N/A	BW: 25 GHz M8020A 50 GHz M8040A w/o TTC Sampling rate: 80 / 160 GSa/s Memory depth: 2048 / 4096 pts Averaging: 128 Low pass filter 30 GHz	BW: 25 GHz M8020A 50 GHz M8040A w/o TTC Sampling rate: 128 GSa/s Memory depth: 3277 pts Averaging: 256 Low pass filter 30 GHz
Preshoot and de-emphasis for P0 through P9 P5 and P6 are the only presets used for the calibration of the stress signal				N/A	N/A	BW: 25 GHz M8020A 50 GHz M8040A w/o TTC Sampling rate: 80 / 160 GSa/s Memory depth: 2048 / 4096 pts Averaging: 128 Low pass filter 30 GHz	BW: 25 GHz M8020A 50 GHz M8040A w/o TTC Sampling rate: 128 GSa/s Memory depth: 3277 pts Averaging: 256 Low pass filter 30 GHz
RJ	1.0	1.1	ps _{rms}	PCIE_4_0_RX_CAL	PCIE_4_16GB_CEM_Rj_Sj_CAL	BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 10 Mpts Averaging: off	BW: 25 GHz Sampling rate: 64 GSa/s Memory depth: 8 Mpts Averaging: off
SJ @ 100 MHz 10 ps	9.5	10.0	ps _{pp}	PCIE_4_0_RX_CAL	PCIE_4_16GB_CEM_Rj_Sj_CAL	BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 10 Mpts Averaging: off	BW: 25 GHz Sampling rate: 64 GSa/s Memory depth: 8 Mpts Averaging: off
SJ @ 100 MHz 5 ps	5.0	5.5	ps _{pp}				

PCI Express 4.0 16 GT/s – M8040A

SYSTEM TP2P CALIBRATION SETUP




¹⁾TTC not required if a scope BW is at least 50 GHz

PCI Express 4.0 – PHY Test Specification




CALIBRATION 16 GT/s RX STRESS SIGNAL – TP2P CALIBRATION SETTINGS




Parameter	Min	Max	Unit	SigTest		Oscilloscope Settings	
				Technology	Template	X-Series / Q-Series V-Series / Z-Series	UXR
Insertion Loss @ 8 GHz	-30	-27	dB	VNA measurement or step response method using SEASIM for PCI Express 4.0 16 GT/s the matched cable from the BERT PG outputs to TP3 is included in this measurement although it is compensated for in the launch amplitude, preshoot and de-emphasis calibration		BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 2.048 kpts Averaging: 1024 Reference package model embedding required	BW: 25 GHz Sampling rate: 128 GSa/s Memory depth: 3.278 kpts Averaging: 1024 Reference package model embedding required
DM-SI @ 2.1 GHz 25 mV	23	25	mV _{pp}	DM-SI amplitude = $ACV_{rms} * 2 * \sqrt{2}$		BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 1 Mpts Averaging: 128 Reference package model embedding required	BW: 25 GHz Sampling rate: 64 GSa/s Memory depth: 800 kpts Averaging: 128 Reference package model embedding required
DM-SI @ 2.1 GHz 14 mV	12	14	mV _{pp}				
DM-SI @ 2.1 GHz 10 mV	8	10	mV _{pp}				
CM-SI @ 120 MHz	148	150	mV _{pp}	N/A	N/A	BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 1 Mpts Averaging: 128 Reference package model embedding required	BW: 25 GHz Sampling rate: 64 GSa/s Memory depth: 800 kpts Averaging: 128 Reference package model embedding required
TxEQ Preset selection between P5 & P6	Largest eye height * eye width		mVps	PCIE_4_0_RX_CAL	PCIE_4_16G_Rx_CAL_CTLE_xdB xdB...8 dB to 10 dB in ¼ dB steps	BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 10 Mpts Averaging: off Reference package model embedding required	BW: 25 GHz Sampling rate: 64 GSa/s Memory depth: 8 Mpts Averaging: off Reference package model embedding required
V_{RX-EH-8G} Eye Height	AIC & System: 13.5 to 15.5		mV	PCIE_4_0_RX_CAL	PCIE_4_16G_Rx_CAL_CTLE_xdB xdB...8 dB to 10 dB in ¼ dB steps	BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 10 Mpts Averaging: off Reference package model embedding required	BW: 25 GHz Sampling rate: 64 GSa/s Memory depth: 8 Mpts Averaging: off Reference package model embedding required
T_{RX-EW-8G} Eye Width	AIC & System: 18.25 to 19.25		ps			BW: 25 GHz Sampling rate: 80 GSa/s Memory depth: 10 Mpts Averaging: off Reference package model embedding required	BW: 25 GHz Sampling rate: 64 GSa/s Memory depth: 8 Mpts Averaging: off Reference package model embedding required

PCI Express 4.0 – PHY Test Specification



CALIBRATION 16 GT/s RX STRESS SIGNAL – COMPLIANCE EYE VERIFICATION



Compliance Eye Verification

- Calibration at TP2P
- Checks if stress impairment set of current calibration leads to EH / EW with target tolerance
- EH / EW Target
 - $13.5 \text{ mV} \leq \text{EH} \leq 15.5 \text{ mV}$
 - $18.25 \text{ ps} \leq \text{EW} \leq 19.25 \text{ ps}$
- SIGTEST is used to measure EH and EW based on waveform captures
- RX reference package model is embedded on the scope



Agenda

- [PCI Express Generic](#)
- [Challenge 1 – Which Test Setup Do You Need?](#)
- [Challenge 2 – PCI Express LTSSM](#)
- [Challenge 3 – PCI Express Stress Signal](#)
- [Challenge 4 – PCI Express RX and LinkEQ Tests](#)
- [Challenge 5 – Calibration / Test Complexity and Time](#)
- [Solution Overview](#)
- [Appendix](#)

PCI Express 4.0 – Base Specification

8 GT/s BASE SPECIFICATION – RX SJ MASK



- No differences compared to PCI Express 3.1
- Different swept SJ jitter tolerance curves for CC and SRIS.
- Fixed 33 kHz SJ spur with amplitude of 25 ns for IR. BERT PG data rate needs to be 8 Gb/s -2500 ppm for IR.
- No fixed 33 kHz SJ spur or rSSC for CC



PCIe 4.0 RX Tests

16 GT/s BASE SPECIFICATION – RX SJ MASK


- Different jitter tolerance curves for CC and IR
- rSSC @ 33 kHz for CC only
- Constant 33 kHz SJ tone with 25ns in addition to jitter tolerance curve and 210 MHz SJ tone for IR only. BERT PG data rate needs to be 16 Gb/s -2500 ppm for IR.



PCI Express 5.0 – Base Specification

16 GT/s – RX SJ MASK



- No longer different jitter tolerance curves for CC and SRIS. Only difference is in the fixed 33 kHz SJ spur which is in addition to the swept SJ jitter tolerance curve and 210 MHz SJ tone
- rSSC for CC substituted by fixed 33 kHz SJ spur similar to SRIS
- Fixed 33 kHz SJ spur with amplitude of 1 ns for CC and 25 ns for SRIS.
- In case of SRIS the BERT PG data rate needs to be 16 Gb/s -2500 ppm.



PCIe 5.0 RX Tests

32 GT/s BASE SPECIFICATION – RX SJ MASK

- Similar swept SJ jitter tolerance curves for CC and SRIS. Only difference is in the fixed 33 kHz SJ spur which is in addition to the swept SJ jitter tolerance curve and 210 MHz SJ tone
- Fixed 33 kHz SJ spur with amplitude of 1 ns for CC and 15 ns for SRIS.
- In case of SRIS BERT PG data rate needs to be 32 Gb/s -1500 ppm.



PCI Express 5.0 SJ Sources– M8040A & M8020A

NEW SECOND TONE LF-PJ2

PCI Express Base Specification 5.0 replaced rSSC, which was used for common clock architecture to emulate the worst case effect of SSC on the receiver by, a 33 kHz SJ tone of 1ns which is applied in addition to the SJ mask and the fixed 210 MHz SJ tone, which is used to keep SJ mask fixed.

This mix of a SJ mask plus a 210 MHz fixed SJ tone plus a 33 kHz fixed SJ tone was not possible on the M8020A and M8040A until M8070B S6.5 release.

Starting with M8070B S6.5 release a second low frequency SJ tone, LF-PJ2, is available on all M8020A and M8040A systems equipped with jitter sources.

PCIe 4.0 16G:

<input checked="" type="checkbox"/> Enable PJ1	400.00 kHz
	1.0000 UI
<input type="checkbox"/> Enable PJ2	
<input checked="" type="checkbox"/> Enable rSSC	33.000 kHz
	8.0000 UI
<input checked="" type="checkbox"/> Enable PJ1	100.00 MHz
	6.3 ps
<input checked="" type="checkbox"/> Enable PJ2	210.00 MHz
	3.0 ps
<input type="checkbox"/> Enable BUJ	
<input checked="" type="checkbox"/> Enable RJ	1.00 ps
	100 MHz ▾
	10 MHz ▾

PCIe 5.0 16G:

<input checked="" type="checkbox"/> Enable PJ1	400.00 kHz
	3.4500 UI
<input checked="" type="checkbox"/> Enable PJ2	33.000 kHz
	16.000 UI
<input type="checkbox"/> Enable rSSC	
<input checked="" type="checkbox"/> Enable PJ1	100.00 MHz
	6.3 ps
<input checked="" type="checkbox"/> Enable PJ2	210.00 MHz
	3.0 ps
<input type="checkbox"/> Enable BUJ	
<input checked="" type="checkbox"/> Enable RJ	1.00 ps
	100 MHz ▾
	10 MHz ▾


PCIe 5.0 32G:

<input checked="" type="checkbox"/> Enable PJ1	400.00 kHz
	1.5800 UI
<input checked="" type="checkbox"/> Enable PJ2	33.000 kHz
	32.000 UI
<input type="checkbox"/> Enable rSSC	
<input checked="" type="checkbox"/> Enable PJ1	100.00 MHz
	3.1 ps
<input checked="" type="checkbox"/> Enable PJ2	210.00 MHz
	1.8 ps
<input type="checkbox"/> Enable BUJ	
<input checked="" type="checkbox"/> Enable RJ	0.50 ps
	100 MHz ▾
	10 MHz ▾

PCIe 4.0 / 5.0 RX Tests

SRIS


BERT Pattern Generator



f_1 = BERT PG transfer rate +/- 300 ppm

f_{c1} = BERT PG center frequency averaged over multiple SSC cycles

DUT TX



f_2 = DUT TX transfer rate +/- 300 ppm




f_{c2} = DUT TX center frequency averaged over multiple SSC cycles
Maximum allowed difference between f_{c1} and f_{c2} is 600 ppm

PCI Express 4.0 – PHY Test Specification

16 GT/s LINK EQUALIZATION PRESET & RESPONSE TIME TEST

Link Equalization Tests

- This test checks if the preset and coefficient requests during phase 2/3 are set physically and if the electrical and protocol response happens fast enough. This test applies to AICs and systems
- Test is performed for P0 through P9 as preset request and again as coefficient request
- DUT is trained into loopback through L0/Recovery with phase 2 and phase 3 active
- The compliance pattern is used
- Response Time Measurement
 - The BERT PG and DUT TX waveforms are captured around the change request
 - BERT PG waveform is decoded to determine the time of the initial preset request
 - DUT TX waveform is decoded to determine the time of the acknowledgment for the protocol response time
 - DUT TX waveform is analyzed for time of the waveform change for the electrical response time
- Preset Measurement
 - Waveforms are captured and analyzed by SIGTEST for de-emphasis and preshoot
- PHY Test Specification Number
 - 2.5.2 for add-in cards
 - 2.9.2 for systems



PCI Express 4.0 – PHY Test Specification

16 GT/s LINK EQUALIZATION PRESET & RESPONSE TIME TEST EXAMPLE RESULTS

Result	DUT Target Preset	Electrical response time [ns]	Protocol response time [ns]	Pre-Shoot [dB]	Min Spec PS [dB]	Max Spec PS [dB]	De-Emphasis [dB]	Min Spec DE [dB]	Max Spec DE [dB]	Comment
pass	P0	169.69	113.00	0.00	0.00	0.00	-5.65	-7.50	-4.50	DUT reported cursors: (0, 35, 12)
pass	P1	174.06	112.19	0.00	0.00	0.00	-3.24	-4.50	-2.50	DUT reported cursors: (0, 39, 8)
pass	P2	173.81	117.44	0.00	0.00	0.00	-4.07	-5.90	-2.90	DUT reported cursors: (0, 38, 9)
pass	P3	169.69	123.13	0.00	0.00	0.00	-2.30	-3.50	-1.50	DUT reported cursors: (0, 41, 6)
pass	P4	169.75	115.94	0.00	0.00	0.00	0.00	0.00	0.00	DUT reported cursors: (0, 47, 0)
pass	P5	165.69	112.75	1.76	0.90	2.90	0.00	0.00	0.00	DUT reported cursors: (5, 42, 0)
pass	P6	169.81	108.13	2.15	1.50	3.50	0.00	0.00	0.00	DUT reported cursors: (6, 41, 0)
pass	P7	165.69	107.25	3.37	2.50	4.50	-5.69	-7.50	-4.50	DUT reported cursors: (5, 33, 9)
pass	P8	173.56	111.06	3.18	2.50	4.50	-3.33	-4.50	-2.50	DUT reported cursors: (6, 35, 6)
pass	P9	171.81	107.19	3.07	2.50	4.50	0.00	0.00	0.00	DUT reported cursors: (8, 39, 0)
pass	P0' (0, 35, 12)	129.81	72.25	0.00	0.00	0.00	-5.48	-7.50	-4.50	
pass	P1' (0, 39, 8)	131.75	67.44	0.00	0.00	0.00	-3.06	-4.50	-2.50	
pass	P2' (0, 38, 9)	125.69	67.88	0.00	0.00	0.00	-3.61	-5.90	-2.90	
pass	P3' (0, 41, 6)	129.94	76.13	0.00	0.00	0.00	-2.37	-3.50	-1.50	
pass	P4' (0, 47, 0)	129.88	71.63	0.00	0.00	0.00	0.00	0.00	0.00	
pass	P5' (5, 42, 0)	125.81	68.00	1.81	0.90	2.90	0.00	0.00	0.00	
pass	P6' (6, 41, 0)	127.81	69.56	2.22	1.50	3.50	0.00	0.00	0.00	
pass	P7' (5, 33, 9)	131.75	73.75	3.22	2.50	4.50	-5.02	-7.50	-4.50	
pass	P8' (6, 35, 6)	129.69	73.38	2.93	2.50	4.50	-3.08	-4.50	-2.50	
pass	P9' (8, 39, 0)	127.88	69.00	3.16	2.50	4.50	0.00	0.00	0.00	
pass	Overall Result	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	


System 2.9.2

Add-In Card 2.5.2

Result	DUT Target Preset	Electrical response time [ns]	Protocol response time [ns]	Pre-Shoot [dB]	Min Spec PS [dB]	Max Spec PS [dB]	De-Emphasis [dB]	Min Spec DE [dB]	Max Spec DE [dB]	Comment
pass	P0	274.90	136.93	0.00	0.00	0.00	-5.92	-7.50	-4.50	DUT reported cursors: (0, 24, 8)
pass	P1	281.08	130.93	0.00	0.00	0.00	-3.89	-4.50	-2.50	DUT reported cursors: (0, 26, 6)
pass	P2	283.08	137.12	0.00	0.00	0.00	-4.70	-5.90	-2.90	DUT reported cursors: (0, 25, 7)
pass	P3	n/a	n/a	0.00	0.00	0.00	-3.46	-3.50	-1.50	DUT reported cursors: (0, 28, 4) No preset change response found.
pass	P4	282.90	136.93	0.00	0.00	0.00	0.00	0.00	0.00	DUT reported cursors: (0, 32, 0)
pass	P5	287.14	132.93	1.82	0.90	2.90	0.00	0.00	0.00	DUT reported cursors: (3, 25, 0)
pass	P6	279.08	137.05	2.31	1.50	3.50	0.00	0.00	0.00	DUT reported cursors: (4, 28, 0)
pass	P7	279.14	129.93	2.96	2.50	4.50	-6.13	-7.50	-4.50	DUT reported cursors: (3, 22, 7)
pass	P8	270.56	130.74	3.32	2.50	4.50	-3.46	-4.50	-2.50	DUT reported cursors: (4, 24, 4)
pass	P9	247.08	130.93	3.62	2.50	4.50	0.00	0.00	0.00	DUT reported cursors: (6, 26, 0)
pass	P0' (0, 24, 8)	246.14	129.93	0.00	0.00	0.00	-5.95	-7.50	-4.50	
pass	P1' (0, 26, 6)	283.08	131.87	0.00	0.00	0.00	-3.88	-4.50	-2.50	
pass	P2' (0, 25, 7)	281.14	137.95	0.00	0.00	0.00	-4.70	-5.90	-2.90	
pass	P3' (0, 28, 4)	n/a	n/a	0.00	0.00	0.00	-2.46	-2.50	-1.50	Found responses before request. No preset change found on the waveform.
pass	P4' (0, 32, 0)	280.96	130.93	0.00	0.00	0.00	0.00	0.00	0.00	
pass	P5' (3, 25, 0)	302.96	134.05	1.64	0.90	2.90	0.00	0.00	0.00	
pass	P6' (4, 28, 0)	295.27	131.89	2.31	1.50	3.50	0.00	0.00	0.00	
pass	P7' (3, 22, 7)	277.21	136.99	2.97	2.50	4.50	-6.13	-7.50	-4.50	
pass	P8' (4, 24, 4)	277.14	131.93	3.31	2.50	4.50	-3.45	-4.50	-2.50	
pass	P9' (6, 26, 0)	283.08	131.87	3.62	2.50	4.50	0.00	0.00	0.00	
pass	Overall Result	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	


PCI Express 4.0 16 GT/s – M8040A

LinkEQ TX AIC SETUP – MOSTLY 1.85 mm / 2.4 mm




¹⁾TTC not required if a scope BW is at least 50 GHz

PCI Express 4.0 16 GT/s – M8020A



LinkEQ TX TEST FOR SYSTEMS – LONG BACKCHANNEL




- 6 dB power dividers on PG data out to SUT RX path
- 10 dB to 14 dB pick-off z matched on SUT TX to ED data in path. Pick-off towards scope. Pick-off examples N1027A-2P2 or M8045A-803.
- Re-driver between ED data in and pick-off. Re-driver needs to be AC coupled on inputs as well as outputs
- Re-driver examples
 - Diodes PIEQX16904GL eval board
 - Texas Instruments DS280BR820EVM
- A re-driver is recommended with the M8040A test setup when testing a SUT for LinkEQ RX as well as LinkEQ TX

Agenda

- PCI Express Generic
- Challenge 1 – Which Test Setup Do You Need?
- Challenge 2 – PCI Express LTSSM
- Challenge 3 – PCI Express Stress Signal
- Challenge 4 – PCI Express RX and LinkEQ Tests
- Challenge 5 – Calibration / Test Complexity and Time
- Solution Overview
- Appendix

Calibration / Test Complexity and Time




- The PCI Express RX stress signal calibration is
 - very complex, and
 - time intensive due to many steps requiring averaging of results of a lot of measurements with post processing
 - LinkEQ transmitter testing required for compliance is tedious, especially the LinkEQ phase 2/3 preset, coefficient and response time test which requires 20 measurement steps
 - RX characterization measurements like JTOL and TxEQ matrix scans are running a long time
- ➔ An RX and LinkEQ test automation plus a PC with 12 logical processors or more is highly recommended


Result	DUT Target Preset	Electrical response time [ns]	Protocol response time [ms]	Pre-Shoot [dB]	Min Spec PS [dB]	Max Spec PS [dB]	De-Emphasis [dB]	Min Spec DE [dB]	Max Spec DE [dB]	Comment
pass	P0	274.90	186.99	0.00	0.00	0.00	-5.92	-7.50	-4.50	DUT reported cursors: (0, 24, 8)
pass	P1	281.08	190.99	0.00	0.00	0.00	-3.89	-4.50	-2.90	DUT reported cursors: (0, 26, 6)
pass	P2	289.08	187.12	0.00	0.00	0.00	-4.70	-5.90	-2.90	DUT reported cursors: (0, 25, 7)
pass	P3	n/a	n/a	0.00	0.00	0.00	-3.46	-3.50	-1.50	DUT reported cursors: (0, 28, 4) No preset change found on the waveform.
pass	P4	282.90	186.99	0.00	0.00	0.00	0.00	0.00	0.00	DUT reported cursors: (0, 32, 0)
pass	P5	287.14	182.33	1.62	0.90	2.90	0.00	0.00	0.00	DUT reported cursors: (3, 29, 0)
pass	P6	279.08	187.05	2.31	1.50	3.50	0.00	0.00	0.00	DUT reported cursors: (4, 28, 0)
pass	P7	273.14	178.99	2.96	2.50	4.50	-6.13	-7.50	-4.50	DUT reported cursors: (3, 22, 7)
pass	P8	270.96	180.74	3.32	2.50	4.50	-3.46	-4.50	-2.50	DUT reported cursors: (4, 24, 4)
pass	P9	247.08	180.80	3.62	2.50	4.50	0.00	0.00	0.00	DUT reported cursors: (6, 26, 0)
pass	P0* (0, 24, 8)	245.14	179.99	0.00	0.00	0.00	-5.92	-7.50	-4.50	
pass	P1* (0, 26, 6)	289.08	181.87	0.00	0.00	0.00	-3.89	-4.50	-2.90	
pass	P2* (0, 25, 7)	281.14	187.99	0.00	0.00	0.00	-4.70	-5.90	-2.90	
pass	P3* (0, 28, 4)	n/a	n/a	0.00	0.00	0.00	-3.46	-3.50	-1.50	Found response before request. No preset change found on the waveform.
pass	P4* (0, 32, 0)	280.96	180.99	0.00	0.00	0.00	0.00	0.00	0.00	
pass	P5* (3, 29, 0)	302.96	184.05	1.64	0.90	2.90	0.00	0.00	0.00	
pass	P6* (4, 28, 0)	295.27	181.99	2.31	1.50	3.50	0.00	0.00	0.00	
pass	P7* (3, 22, 7)	277.21	186.99	2.97	2.50	4.50	-6.13	-7.50	-4.50	
pass	P8* (4, 24, 4)	277.14	181.99	3.31	2.50	4.50	-3.46	-4.50	-2.50	
pass	P9* (6, 26, 0)	339.08	181.87	3.62	2.50	4.50	0.00	0.00	0.00	
pass	Overall Result	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	

N5991PxxA

RX TEST AUTOMATION SOFTWARE




- Guided and automated stress signal calibration minimize user interaction and help to reduce errors
- LinkEQ tests require add-on option N5991PA3-ADD
- Test beyond compliance
 - TxEQ matrix scan for 32 GT/s, 16 GT/s and 8 GT/s
 - JTOL test for 32 GT/s, 16 GT/s and 8 GT/s
 - Sensitivity Test for 8 GT/s
- “Setup Impairment for Test” function sets the M8040A/M8020A system to user defined impairments. This function supports generator only systems as well as full RX test systems
- N5991PxxA offers test automation software products per PCI Express Specification type and revision
 - N5991PB5A – PCI Express 5.0 Base Spec
 - N5991PB4A – PCI Express 4.0 Base Spec
 - N5991PC4A – PCI Express 4.0 CEM / PHY Test Spec
 - N5991PU4A – PCI Express 4.0 U.2 Test Spec, currently 8 GT/s only
 - N5991PM4A – PCI Express 4.0 M.2 Test Spec, currently 8 GT/s only



N5991PB5A

BASE SPEC RX TEST & CHARACTERIZATION FOR PCI EXPRESS 5.0 32 GT/s



- Guided and automated stress signal calibration and test for PCI Express 5.0 32 GT/s*)
- “Setup Impairment for Test” function sets the M8040A/M8020A system to user defined impairments. This function supports generator only systems as well as full RX test systems
- Test beyond compliance
 - TxEQ matrix scan
 - JTOL test
- LinkEQ tests will be released in CY19H2 (requires add-on option N5991PA3-ADD)

*)16 GT/s, 8 GT/s, 5 GT/s and 2.5 GT/s support for M8040A will be added to the released N5991PB5A PCI Express 5.0 Base Specification RX Test product in CY19H2. 2.5 GT/s support using a M8040A based setups requires M8046A L4 HW.

Product Number: PCIe PCIe Station (Version User 16/51/2019 07:43:38)


L0_Cal_32Gbps_CompEye

for PCIe 5.0 RootComplex ASIC

Oscilloscope	D802334A, SN: MYS7230108, FW rev.: 04.20.00701
BERT System	Keysight M8040A J-BERT, M8070B, SN: D85-6000245
Generator Channel Channel	M5_DataRun1
Offline	False
Scope Bandwidth	33 GHz
Number of Averages	21
Number of Waveform Averages	1024
Optimize CTLE	True
Trace Number	8
Total Channel Loss	-36.554 dB
Pre-Shoot	1.5 dB
De-Emphasis	0 dB
Max Number of Search Steps	1
Use nominal SNR results from Eye Comp Cal	True
Sinusoidal Jitter Frequency	100 MHz
Common Mode Interference	0 V
Random Jitter	200 fs
Gen Transfer Function File for Package Model on Scope	PCIe5PackageModel_RootComplex.rtf4
Scope Connection for Calibration	RealEdge
Target Eye Height	18 mV
Target Eye Width	3.075 ps

DMT (mV)	BT (ps)	VALLEY (mV)	Eye Height (mV)	Eye Width (ps)
25.3	4.90	790	14.66	3.35

N5991PC4A



TESTING LIKE AT A PCI-SIG COMPLIANCE WORKSHOP

The screenshot displays the software interface for the N5991PC4A. On the left, a tree view shows the test sequence for 8.0 GT/s and 16.0 GT/s. The 8.0 GT/s section includes tests like '8G TxEQ and Launch Voltage Calibration', '8G RJ Calibration', '8G S.I Calibration', 'Long Channel, CBB rev. 3', '8G DMSI Calibration', '8G Eye Height and Width Calibration', and '8G Compliance Eye Calibration'. The 16.0 GT/s section includes '16G TxEQ and Launch Voltage Calibration', '16G RJ Calibration', '16G LF S.I Calibration', '16G HF S.I Calibration', '16G Unit Interval Calibration', 'Advanced Measurements', '16G TxEQ and Launch Voltage Measurement', 'Long Channel, CBB rev. 4', '16G Insertion Loss Calibration', '16G DMSI Calibration', '16G CMSI Calibration', '16G Initial Equalization Preset Optimization', '16G Channel Calibration', '16G Final Equalization Preset Optimization', '16G Pre Compliance Eye Calibration', '16G Compliance Eye Calibration', 'Advanced Measurements', '16G Eye Height and Width Measurement', and '16G Eye Height and Width Scan'. The main window shows a 'Receiver' section with tests for 'Short Channel, CBB rev. 2', 'Long Channel, CBB rev. 3', and 'Long Channel, CBB rev. 4'. A 'Transmitter' section is also visible. A 'Sequence Results' dialog box is open, showing a green checkmark and the text 'PCIe'. The dialog has a 'Close' button. Below the dialog, a table shows the test results:



Severity	Message	Date
Progress	16G LEQ Tx Response Time Compliance Test: Step 39 - Analyzing Data For Target Preset: P9' (0.0, 0.0)	6/7/2019 10:58:34 PM
Info	Analysis result for P9: PS: 3.50 dB; DE: 0.00 dB; Electrical response: 100 ns; Protocol response: 175 ns	6/7/2019 10:58:34 PM
Info	Test result saved to C:\ProgramData\BifEye\N5991\Tmp\Results\PCIe Station\16G_LEQ_Tx_Response...	6/7/2019 10:58:35 PM

- Guided and automated stress signal calibration, RX test, RX LinkEQ and TX LinkEQ for PCI Express 8 GT/s and 16 GT/s*) according to the integrators list compliance testing at PCI-SIG Compliance Workshops for CEM formfactor
- LinkEQ tests require add-on option N5991PA3-ADD
- “Setup Impairment for Test” function sets the M8040A/M8020A system to user defined impairments. This function supports generator only systems as well as full RX test systems
- Test beyond compliance
 - TxEQ matrix scan for 16 GT/s and 8 GT/s
 - JTOL test for 16 GT/s and 8 GT/s
 - Sensitivity Test for 8 GT/s
- Supports M8040A as well as M8020A

*5 GT/s and 2.5 GT/s stress signal calibration will be added to the released N5991PC4A PCI Express 4.0 CEM Specification RX Test product in CY20H1.


N5991PB4A

ALL TRANSFER RATES, CC/IR RX TESTING FOR PCI EXPRESS BASE SPEC 4.0



- Guided and automated stress signal calibration, RX test, RX LinkEQ and TX LinkEQ according to PCI Express Base Specification 4.0)*
- LinkEQ tests require add-on option N5991PA3-ADD
- “Setup Impairment for Test” function sets the M8040A/M8020A system to user defined impairments. This function supports generator only systems as well as full RX test systems
- Test beyond compliance
 - TxEQ matrix scan for 16 GT/s and 8 GT/s)*
 - JTOL test for 16 GT/s, 8 GT/s, 5 GT/s and 2.5 GT/s)*
 - Sensitivity Test for 8 GT/s, 5 GT/s and 2.5 GT/s)*
- Supports M8040A as well as M8020A


*5 GT/s and 2.5 GT/s support for M8040A will be added to the released N5991PB4A PCI Express 4.0 Base Specification RX Test product in CY20H1.



Agenda

- [PCI Express Generic](#)
- [Challenge 1 – Which Test Setup Do You Need?](#)
- [Challenge 2 – PCI Express LTSSM](#)
- [Challenge 3 – PCI Express Stress Signal](#)
- [Challenge 4 – PCI Express RX and LinkEQ Tests](#)
- [Challenge 5 – Calibration / Test Complexity and Time](#)
- [Solution Overview](#)
- [Appendix](#)

M8040A 64 Gbaud High-performance BERT



PAM4 and NRZ
1 and 2 channel pattern generator
with remote heads, de-emphasis, jitter
injection and FEC

Where used:

- 400GbE, 200GbE, CEI-56G
- New: PCI Express, TBT 3, CCIX, SAS
- Input (RX) characterization and compliance test
- For PAM4 and NRZ signals up to 64 Gbaud

Key Capabilities:

- Highly integrated BERT, AXIe based
- Accurate physical layer characterization and compliance test of next generation digital high-speed I/Os with NRZ and PAM4 data formats
- Control via M8070B system software for M8000

Pattern Generator (M8045A)

- Single or dual 32/64 Gbaud NRZ/PAM4
- Built-in de-emphasis (5 taps)
- Clean and jittered data patterns and clocks
- Remote head M8057B: 1.8 Vpp diff. for close connection to DUT
- NRZ and PAM4 is switchable by software
- FEC encoding on 1 lane
- ISI channels and interference source

Error Analyzer (M8046A)

- 32/58Gbaud error detector for PAM4 and NRZ
- Built-in equalization
- Built-in clock recovery
- Supports up to 64Gb/s NRZ, 30GBd PAM4
- Burst error distribution and FLR extrapolation
- Filtering of SKP OS symbols
- Interactive link training 8/16/32 GT/s PCIe

Interference Source M8054A with Coupler



M8054A Interference Source (prelim. outline)

Emulate level interference for RX stress test

- Only usable with M8070A/B or other Keysight RX test automation SW
- BW 32 GHz
- 4 ch
- Random Interference (RI), Sinusoidal Interference (SI)
- Common mode and differential mode
- Near-end and far-end channel injection possible by use of couplers
- Specs similar to today's M8196A when used as RI/SI source in M8070A
- Control via M8070A/B

Applications

- PCI Express
- SAS
- OIF-CEI & IEEE 802.3 10G / 100G / 200G / 400G

Interference source



PG

M8045A-803 coupler

PCI Express Interactive Link Training – M8040A

M8046A-0S1 INTERACTIVE LINK TRAINING FOR PCIE 32G/16G/8G – 2

- Coefficient resolution between 1/24 and 1/63. Available on M8040A only.
- PCIe TxEQ Matrix editor to change M8040A's coefficient sets per possible coefficient and preset request. Available on M8040A only

PCIe TxEQ Matrix Editor - M1.DataOut1, Factory/FullSwing-24.xml

Post-Cursor

	0/24	1/24	2/24	3/24	4/24	5/24	6/24	7/24	8/24
0/24 Pre	0	0	0	0	0	0	0	0	0
0/24 Main	1	0.96	0.92	0.88	0.83	0.79	0.75	0.71	0.67
0/24 Post	0	-0.04	-0.08	-0.12	-0.17	-0.21	-0.25	-0.29	-0.33
1/24 Pre	-0.04	-0.04	-0.04	-0.04	-0.04	-0.04	-0.04	-0.04	
1/24 Main	0.96	0.92	0.88	0.83	0.79	0.75	0.71	0.67	
1/24 Post	0	-0.04	-0.08	-0.12	-0.17	-0.21	-0.25	-0.29	
2/24 Pre	-0.08	-0.08	-0.08	-0.08	-0.08	-0.08	-0.08		
2/24 Main	0.92	0.88	0.83	0.79	0.75	0.71	0.67		
2/24 Post	0	-0.04	-0.08	-0.12	-0.17	-0.21	-0.25		
3/24 Pre	-0.12	-0.12	-0.12	-0.12	-0.12	-0.12			
3/24 Main	0.88	0.83	0.79	0.75	0.71	0.67			
3/24 Post	0	-0.04	-0.08	-0.12	-0.17	-0.21			
4/24 Pre	-0.17	-0.17	-0.17	-0.17	-0.17				
4/24 Main	0.83	0.79	0.75	0.71	0.67				
4/24 Post	0	-0.04	-0.08	-0.12	-0.17				
5/24 Pre	-0.21	-0.21	-0.21	-0.21					
5/24 Main	0.79	0.75	0.71	0.67					
5/24 Post	0	-0.04	-0.08	-0.12					
6/24 Pre	-0.25	-0.25	-0.25						
6/24 Main	0.75	0.71	0.67						
6/24 Post	0	-0.04	-0.08						

Pre-Cursor

Parameters

- Line Coding: M1.DataOut1
- Amplifier: M1.DataOut1
- Deemphasis: M1.DataOut1
- Output Timing: M1.DataOut1
- LF Jitter: M1.DataOut1
- HF Jitter: M1.DataOut1
- Error Insertion: M1.DataOut1
- FEC Error Insertion: M1.DataOut1

PCIe LTSSM Presets

Factory/FullSwing-24.xr

Full Swing: 24

Pre-Cursor: 0

Post-Cursor: 0

PCIe LTSSM Presets

Defines the de-emphasis presets for the PCIe LTSSM.


Output: DEEmphasis: PCIeexpress: PRESet: FILE "M1.DataOut1", "Factory/FullSwing-24.xml"

Output: DEEmphasis: PCIeexpress: PRESet: FILE ?

Inc Loss: Stopped Error Ratio

ISI Channels for High-Speed Receiver Test

M8049A



Preliminary S21 (Sep 2018)

	M8049A-001	M8049A-002	M8049A-003
Description	ISI Channel Board with 5 traces from 1.4 to 5.5 inches	ISI Channel Board with 9 traces from 0.8 to 8.0 inches	ISI Channel Board with 7 traces from 9.1 to 22.3 inches
Traces dB	1.5, 2, 2.5, 3, 3.5 (estimated)	2.5, 3, 3.5, 4, 5, 6, 7, 8, 9 (estimated)	10, 12, 14, 16, 18, 20, 22 (estimated)

Key features of ISI Channel boards

- Emulate channel loss with fine granularity -> 3 separately orderable & cascable boards
- Lower loss needed for 32 Gbd signals
Applications: PCIe 5, CCIX, SATA, IEEE 802.3, OIF-CEI-56G, Fibre Channel, other >20Gbd applications
- Recommended cables for cascading: M8046A-802 (1m matched cable pair 2.4mm)

Ordering

M8049A-001, -002, -003
Cascading of boards possible

Data Center – Electrical RX Test Applications



Data Center Network Coverage

Electrical TRX:

- OIF-CEI CEI-04.0
 - CEI-56G-VSR PAM4 (M8040A only)
- OIF-CEI CEI-03.1
 - CEI-28G-VSR³⁾
- IEEE 802.3
 - 200GAUI-4 PAM4 C2M (M8040A only)
 - 400GAUI-8 PAM4 C2M (M8040A only)

Optical TRX:

- IEEE 802.3
 - 10GBASE-LR/ER (M8020A only)
 - 25GBASE-LR/-ER/-SR (M8040A only)
 - 40GBASE-LR4/ER4 (M8020A only)
 - 100GBASE-LR4/-ER4/-SR4
 - 200GBASE-FR4/-LR4/-DR4 (M8040A only)
 - 400GBASE-FR8/-LR8 (M8040A only)
 - 400GBASE-DR4 (M8040A only)
- MSA
 - 100G-CLR4 MSA
 - 100G CWDM4 MSA
 - 100G 4WDM-10/-20/-40 MSA
 - 400G-FR4 100G lambda MSA



Data Center Server Coverage

- PCI Express®
 - PCI Express Base Spec 5.0
 - 32 GT/s⁵⁾, 16 GT/s, 8 GT/s, 5 GT/s¹⁾, 2.5 GT/s¹⁾²⁾
 - PCI Express Base Spec 4.0
 - 16 GT/s, 8 GT/s, 5 GT/s¹⁾, 2.5 GT/s¹⁾²⁾
 - PCI Express Architecture PHY Test Spec for CEM rev. 4.0
 - 16 GT/s, 8 GT/s, 5 GT/s⁴⁾, 2.5 GT/s⁴⁾²⁾
 - PCI Express Architecture PHY Test Spec for CEM rev. 3.0
 - 8 GT/s, 5 GT/s⁴⁾, 2.5 GT/s⁴⁾²⁾
 - PCI Express U.2
 - 8 GT/s
 - PCI Express M.2
 - 8 GT/s
- CCIX 20G/25G
- SAS-3/SAS-4
 - 22.5G, 12G
- OIF-CEI CEI-04.0
 - CEI-56G-MR/-LR PAM4 (M8040A only)
- OIF-CEI CEI-03.1
 - CEI-28G-SR/-MR
 - CEI-25G-LR
- IEEE 802.3
 - 200GAUI-4 PAM4 C2C (M8040A only)
 - 400GAUI-8 PAM4 C2C (M8040A only)
- DDR5 (M8020A only)

RX test automation is available

¹⁾M8040A: currently planned for end of CY19

³⁾Test automation available for host only

⁴⁾According to CEM specification ⁵⁾M8020A: no LTSSM for 32 GT/s

Server Standard Coverage – M8040A

PCI Express 5.0/4.0
32G/16G/8G/5G¹⁾/2.5G¹⁾²⁾

CCIX
25G/20G



CEI-03.1

- CEI-28G-SR/-MR
- CEI-25G-LR

SAS-4/SAS-3
22.5G/12G

IEEE 802.3

- 200GAUI-4 PAM4 C2C
- 400GAUI-8 PAM4 C2C

CEI-04.0

- CEI-56G-MR/-LR PAM4

Electrical TRX:

- CEI-04.0
 - CEI-56G-VSR PAM4
- CEI-03.1
 - CEI-28G-VSR³⁾
- IEEE 802.3
 - 200GAUI-4 PAM4 C2M
 - 400GAUI-8 PAM4 C2M

Optical TRX:

- IEEE 802.3
 - 25GBASE-LR/-ER/-SR
 - 100GBASE-LR4/-ER4/-SR4
 - 200GBASE-FR4/-LR4/-DR4
 - 400GBASE-FR8/-LR8
 - 400GBASE-DR4
- MSA
 - 100G-CLR4 MSA
 - 100G CWDM4 MSA
 - 100G 4WDM-10/-20/-40 MSA
 - 400G-FR4 100G lambda MSA

RX test automation is available

¹⁾Currently planned for end of CY19

²⁾2.5G requires M8046A L4 hardware which is not shipping as of May 2019

³⁾Test automation available for host only

Consumer/Computer:
TBT 3.0 20G

Server Technologies RX Test

Consumer / Computer Standard Coverage – M8020A

USB 3.0/3.1/3.2
5G/10G

TBT 3.0
20G

DDR5

DisplayPort
RBR/HBR/HBR2/HBR3

PCI Express 5.0/4.0/3.0
16G/8G/5G/2.5G



CEI-03.1

- CEI-28G-SR/-MR
- CEI-25G-LR

SAS-4/SAS-3
22.5G/12G

MIPI M-PHY

SATA-1/-2/-3
1.5G/3G/6G

UHS-II
1.5G/3G

Optical TRX:

- IEEE 802.3
 - 10GBASE-LR/ER
 - 40GBASE-LR4/ER4
 - 100GBASE-LR4/-ER4/-SR4
- MSA
 - 100G-CLR4 MSA
 - 100G CWDM4 MSA
 - 100G 4WDM-10/-20/-40 MSA

RX test automation is available

M8040A vs J-BERT M8020A

QUICK COMPARISON


Feature	M8040A	J-BERT M8020A 16G/32G
Data rate range	2- 64.8 GBaud	1-32.4 Gb/s
Data formats	PAM-4, NRZ	NRZ
Adjustable ISI	No	Yes, internal
De-emphasis taps	4	8
De-emphasis resolution	1% in GUI	0.1 dB
Channels per 5-slot chassis	1-2 w/ adj. delay	M8041A+ 51A: 4x 16G M8062A, 1x 32G
x-point adjust	No	Yes
Level interference	Yes, using M8054A or M8195A/96A + couplers	Yes, SI (internal source for M8041A, superposition for M8062A)
Equalizer	Yes (FFE)	Yes (CTLE)
Clock recovery	Yes	Yes
BER Scan	Yes(NRZ), no (PAM4)	Yes
Eye diagram	No, but sampling point view with level histogram	M8041A: Yes M8062A: only with external clock
Capture	Yes (raw data)	Yes
Filtering of filler symbols	Yes, for PCI Express 8G/16G/32G and CCIX 20G/25G. Planned for PCIe 2.5G ¹⁾²⁾ and 5G ²⁾ , USB 3.0/3.1 5G ²⁾ /10G ²⁾ , SATA 3G ¹⁾²⁾ /6G ²⁾ and SAS 12G ²⁾	M8041A/51A: Yes, 8b/10b, PCIe 8G/16G, USB 3.1 10G M8062A: No
Burst mode	Only masking	No
Interactive link training	Yes, for PCIe 8G/16G/32G, planned for USB 3.0/3.1 5G ³⁾ /10G ³⁾	Yes, for PCIe 8G/16G and USB 3.1/3.0 5G/10G
FEC encoding	Yes, 50GBASE-R	No
ED- only	Yes	No

¹⁾Planned for CY20H1

²⁾Planned for CY19Q4

M8070EDAB – Error Distribution Analysis

ERROR DISTRIBUTION & FRAME LOSS RATIO



- Analyzes symbol error occurrences in a FEC frame
- Provides a histogram view symbol errors per FEC frame
- Consecutive error occurrences
- Error map
- Measures and estimates FLR
- User definable
 - Bits per symbol
 - Symbols per FEC frame
 - Correctable symbols per FEC frame
 - Number of frames per capture

Investigate effectiveness of different FEC algorithms for a NRZ or PAM4 transmission line

PCI Express RX and Link EQ Test

Questions?

Thanks a lot for your time!

Further information available on

[Keysight's overall PCI Express solution offering](#)

[PCI Express RX and LinkEQ Test](#)

[PCI Express 4.0 TX Test](#)


[PCI Express 5.0 TX Test](#)

[SAS RX Test](#)

[SAS TX Test](#)

[J-BERT M8020A](#)

[M8040A 64 Gbaud High-performance BERT](#)



KEYSIGHT
TECHNOLOGIES

4.50221