

Making Accurate Signal Integrity Measurements Using Frequency Domain Techniques

Kenny Liao2018.12.18&20Senior Project Manager / AEO








The Need For Calibration


• Why do we have to calibrate?

- It is impossible to make perfect hardware (couplers, switches, etc.)
- Even with highest quality components, some error exists
- How do we get accuracy?
 - With vector-error-corrected calibration
 - Not the same as the yearly instrument calibration
- What does calibration do for us?
 - Removes the largest contributor to measurement uncertainty: systematic errors
 - Provides best picture of true performance of DUT






Appreciating the Complexity of it All





Measurement Error Modeling



Systematic errors

- Due to **imperfections** in the analyzer and test setup
- Assumed to be time invariant (predictable)
- · Generally, are largest sources or error

Random errors


- Vary with time in random fashion (unpredictable)
- Main contributors: instrument noise, switch and connector repeatability

Drift errors

- Due to system performance changing *after* a calibration has been done
- Primarily caused by temperature variation and cabling




Systematic Measurement Errors



Six forward and six reverse error terms yields 12 error terms for two-port devices




Error Correction Techniques



8



Error Correction Techniques





SOLT Calibration: Mechanical & E-Cal Module

Short			A	dvanta	ages	Disadvantages		
Open Load Through	Electronic Calibration Module	cable/	prever conne AVES	ctor w	N/A			
	Mechanical Calibration Kit	Mor	e accu	urate	Slow and tedious especially for multiport applications			
						HAIF HAIFS-ADDOI Haifs-ADDOI Haifs-ADDOI		



ECal Modul N7555A DC-26.5 GHz


10

Thru-Reflect-Line (TRL) Calibration

We know about Short-Open-Load-Thru (SOLT) calibration... What is TRL?

- Good for non-coaxial environments (PCBs, fixtures, wafer probing)
- D Characterizes same 12 systematic errors as the more common SOLT cal
- Other variations: Line-Reflect-Match (LRM), Thru-Reflect-Match (TRM), plus many others
- User must fabricate the calibration standards

TRL was developed for non-coaxial microwave measurements



-11



PCB TRL Calibration Kits




A good TRL cal kit is difficult to design and fabricate due to launch repeatability, PCB impedance variations, and typical PCB manufacturing tolerances




Taking Accuracy to the Next Level During Calibration

• What else can be done?

- Make sure that the Ecal has an up-to-date factory calibration
- Clean all the coaxial connectors as described in the Connector Care App Note
- How important are the test cables?
 - Extremely. Would you put bias ply tires on a Ferrari? Don't try to save money on test cables
 - Any movement of test cable between calibration and measurement shift phase of measurement. Don't exceed the recommended bend radius.
 - Tape down the test cables. Learn from the lab metrologists.







A Day in the Life of an SI Engineer...what now??

- Determine VNA testing requirements
 - Frequency Range?
 - Number of Ports?
- Active or Passive device test?
- Probing system or fixturing?

 Accessories and specialist software tools? (aka...here are some powerful PLTS features that allow you to play with data...)



Frequency Range and Number of Ports Needed?




4-port 120GHz PNA+PLTS System



32-port 26.5GHz PXI-based PNA+PLTS System



Frequency Range and Number of Ports Needed?



Active or Passive Device Test?

Integration

Low

CirculatorsVCAsAttenuatorsAntennasAdaptersAntennasOpens, shorts, loadsSwitchesDelay linesSwitchesCablesMultiplexersTransmission linesMixersResonatorsSamplersMultipliersVCAs	
CirculatorsVCAsAttenuatorsVCAsAdaptersAntennasOpens, shorts, loadsMultiplexersDelay linesSwitchesCablesMultiplexersTransmission linesMixersBesonatorsSamplers	
Circulators Attenuators Attenuators Adapters Opens, shorts, loads Delay lines Cables Transmission lines Percentation Mixers VCAs VCAs Amplifiers VTFs Modulators VCAtten/e	
Circulators Attenuators Adapters Opens, shorts, loads Delay lines Cables Transmission lines	
Circulators Attenuators Adapters Adapters Opens, shorts, loads Delay lines Cables VTEs	
Circulators Attenuators VCAs Adapters Antennas Amplifiers Opens, shorts, loads	
Circulators Attenuators VCAs Adapters Antennas Amplifiers	
Circulators Attenuators VCAs Adaptors Amplifiers	
Circulators	
a dia tanàna dia kaominina dia kao	
Combiners Tuners	
Splitters, dividers Receivers	a a
Bridges	
Couplers Transceivers	
ilters T/R modules	
iplexers MMICs	
Puplexers RFICs RFICs	


18




Active or Passive Device Test?

ntegration







Duplexers RFICs MMICs Diplexers T/R modules **Filters** Backplanes **Transceivers** Couplers **PCBs Bridges** Cables **Splitters, dividers** Receivers Connectors Combiners **Tuners** Packages Isolators **Converters Circulators Attenuators VCAs Adapters Amplifiers Antennas Opens, shorts, loads Delay lines Switches** Cables **VTFs Multiplexers Transmission lines Modulators Mixers Resonators** VCAtten's **Samplers Multipliers Dielectrics** R, L, C's **Transistors** Diodes **Device type Passive**





Probing or Fixturing?






Probing


Advantage

- Flexibility
 Disadvantage
- Expensive
- Need ISS calibration substrate for probe tip ref plane



Probing or Fixturing?





EYSIGH



<u>Probing</u>

Advantage

- Flexibility Disadvantage
- Expensive
- Need ISS calibration substrate for probe tip ref plane

Fixtures

Advantage


Easy to Use

Disadvantage

- Each application requires different fixture
- Not electrically transparent, they have mismatch, loss and delay that must be characterized and removed from the DUT measurement (de-embed)








KEYSIGHT TECHNOLOGIES

Analyze Channel Performance

- Traditional analysis: IL, RL, Zo, NEXT, FEXT, Eye diagrams, etc
- Emerging standards proposing new test methods
- Complexity increases, software tools can minimize the learning curve
- New Figures of Merit are creating measurement challenges
 - PAM4 eye diagram
 - Channel Operating Margin (COM)
 - Effective Return Loss (ERL)






COM Helps Engineers talk with Engineers

For a SerDes engineer COM is:

- A reference chip capability
- SNR budget of a receiver

For a channel engineer COM is:



- A budget between insertion loss, return loss, reflections, and crosstalk
- A management tool for trade offs between via stub, material selection, PCB constructions, connector choice.






COM Configuration Spreadsheet

	А	В	С	D	E	F	G	Н	I.	J	К	L	М
		Table 93A-1 parameters				I/O control				Table 9	93A–3 parameters		
	Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical		Parameter	Setting	Units	
3	f_b	25.78125	GBd			DISPLAY_WINDOW	1	logical		package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]		
4	f_min	0.05	GHz			Display frequency domain	1	logical		package_tl_tau	6.141E-03	ns/mm	
5	Delta_f	0.005	GHz			CSV_REPORT	1	logical		package_Z_c	78.2	Ohm	
6	C_d	[2.5e-4 2.5e-4]	nF	[TX RX]		SAVE_FIGURE_to_CSV	0	logical					
7	z_p select	[1 2]		[test cases to run]		RESULT_DIR .\test_results_C92\			Table 92–12 parameters				
3	z_p (TX)	[12 30]	mm	[test cases]		SAVE_FIGURES	0	logical		Parameter	Setting		
9	z_p (NEXT)	[12 12]	mm	[test cases]		Port Order	[1 3 2 4]			board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]		
10	z_p (FEXT)	[12 30]	mm	[test cases]		Receiver testing				board_tl_tau	6.191E-03	ns/mm	
.1	z_p (RX)	[12 30]	mm	[test cases]		RX_CALIBRATION	0	logical		board_Z_c	109.8	Ohm	
.2	С_р	[1.8e-4 1.8e-4]	nF	[TX RX]		Sigma BBN step	5.00E-03	V		z_bp (TX)	151	mm	
.3	R_0	50	Ohm			IDEAL_TX_TERM	0	logical		z_bp (NEXT)	72	mm	
.4	R_d	[55 55]	Ohm	[TX RX]		 T_r	8.00E-03	ns		z_bp (FEXT)	72	mm	
.5	f_r	0.75	*fb							z_bp (RX)	151	mm	
16	c(0)	0.62		min		Non stan	dard control options						
.7	c(-1)	[-0.18:0.02:0]		[min:step:max]		INC_PACKAGE	1	logical					
.8	c(1)	[-0.38:0.02:0]		[min:step:max]		IDEAL_RX_TERM	0	logical					
.9	g_DC	[-12:1:0]	dB	[min:step:max]		INCLUDE_CTLE	1	logical]		
20	f_z	6.4453125	GHz			INCLUDE_TX_RX_FILTER	1	logical					
21	f_p1	6.4453125	GHz										
22	f_p2	25.78125	GHz										
23	A_v	0.4	V										
4	A_fe	0.4	V										
.5	A_ne	0.6	V										
16	L	2											
.7	М	32											
8	N_b	14	UI										
29	b_max(1)	1											
30	b max(2N b)	1											
31	sigma_RJ	0.01	UI										
32	A_DD	0.05	UI										
33	eta_0	5.20E-08	V^2/GHz										
2.4		77	ar										
▶	COM_Settings	COM_Settings +								•			
		5 S											2
					17							1.1	

Channel Operating Margin (COM)- How to Measure it?

- Measure passive channel
- Import data into PLTS
- Call MATLAB script
- Publish automatic results





Multiport s-Parameter Data: How to Manage it?

The Challenge: Typical Issues:

Solution: Scenario:

>12-port VNA Data Lost track of port numbering Crosstalk data is unclear Let the tool do the memory work Use N1930B PLTS 2018 software Calibration Measurement

Analysis

11

15


17

19

- Import data into PLTS
- Call MATLAB script
- Publish automatic results









Pulse Amplitude Modulation (PAM4) – Why??


- Demand for increased network bandwidth in data centers
- 400G links will be the next step in meeting the need for speed
- Multi-level signaling formats such as Pulse Amplitude Modulation (PAM-N) are technologies that will enable 400G implementation





Pulse Amplitude Modulation (PAM4) – What is it?

PAM4 is a next generation multilevel signaling architecture






PAM4 – How Do I Measure it?

Traditional Method


- PRBS pattern generator
- Drive DUT
- Measure w/Scope



86100D Digital Communications Analyzer

Newer Method


- Measure s-parameters of DUT w/VNA
- Synthesize PAM4 mathematically



N1930B Physical Layer Test System




De-Embedding Techniques Applied to 56G PAM4 Signals



Case Study for 56G PAM-4 Channel* (AFR 2X THRU Method)


IC Evaluation Board





* Device Under Test courtesy of Etopus Company

Design Case Study for 56G PAM-4 Channel




Example: PAM4 PHY supporting 50/100/200/400 GbE Copper Interconnects for Hyperscale & Enterprise Data Centers



Case Study for 56G PAM-4 Channel


2X Thru Replica Trace





Case Study for 56G PAM-4 Channel


De-Embed Model Extracted By AFR / Insertion Loss





Case Study for 56G PAM-4 Channel

PAM-4 Waveform Before/After De-Embedding



(≈) ₽

2.4996 bits

Signals DeEmbed[1A,1B]


Excellent Waveform ! This is true IC performance.



Conclusion

- De-Embedding is very effective to analyze true signal characteristics in composite measurement especially for ultra high speed and complex signaling such as 56G PAM-4.
- Even if high quality connector and cable are used, the effect from those components are not negligible in 56G PAM-4. Channel analysis and modeling for the system is very important.





Next Steps in the Design Flow

- Now we have accurate s-parameters, so what now?
 - Prepare data for analysis
 - Dissect the channel data
 - Explore the design space
 - Extract Dk, Loss/in/GHz
 - Analyze TDR impedance profile
 - Single Pulse Response
 - Correlate measurements/models





Conclusion


- Accurate VNA measurements require an understanding of calibration and error correction
- Various hardware and software configurations can optimize your time in the measurement lab
- De-embedding is necessary to obtain true DUT measurement
- Viewing the measured data in different domains reveals a lot more information
- Overall, given proper measurement, analysis and simulation tools, you will be able to extract the material properties, create a channel model and optimize your channel for high speed



Resources

- Physical Layer Test System Home: <u>www.keysight.com/find/plts</u>
- Digital Interconnect Test System: <u>www.keysight.com/find/diref</u>
- Free Signal Integrity Book: <u>www.keysight.com/find/RessoBook</u>

S-parameters: Signal Integrity Analysis in the Blink of an Eye



https://tinyurl.com/ycmbvbgx




N1930B Physical Layer Test System (PLTS) | Keysight Keysight Network Analyzers • 1/4 videos

https://tinyurl.com/y7prscu2


Tim's Blackboard

https://community.keysight.com/people/timwanglee/content

Optimizing Signal Integrity Flow Chart




High Speed Backplane Design Case Study




XAUI – eXtended Attachment Unit Interface



High Speed Backplane Impedance Profile








ns/div

Complete Channel Analysis with PLTS: USB 3.0 Connector



KEYSIGHT TECHNOLOGIES

PLTS USB 3.0 Demo Slide



KEYSIGHT